| /hal_gigadevice-latest/gd32vf103/standard_peripheral/source/ |
| D | gd32vf103_pmu.c | 48 rcu_periph_reset_enable(RCU_PMURST); in pmu_deinit()
49 rcu_periph_reset_disable(RCU_PMURST); in pmu_deinit()
|
| /hal_gigadevice-latest/gd32e10x/standard_peripheral/source/ |
| D | gd32e10x_pmu.c | 50 rcu_periph_reset_enable(RCU_PMURST); in pmu_deinit()
51 rcu_periph_reset_disable(RCU_PMURST); in pmu_deinit()
|
| /hal_gigadevice-latest/gd32a50x/standard_peripheral/source/ |
| D | gd32a50x_pmu.c | 46 rcu_periph_reset_enable(RCU_PMURST); in pmu_deinit()
47 rcu_periph_reset_disable(RCU_PMURST); in pmu_deinit()
|
| /hal_gigadevice-latest/gd32f403/standard_peripheral/source/ |
| D | gd32f403_pmu.c | 48 rcu_periph_reset_enable(RCU_PMURST); in pmu_deinit()
49 rcu_periph_reset_disable(RCU_PMURST); in pmu_deinit()
|
| /hal_gigadevice-latest/gd32f3x0/standard_peripheral/source/ |
| D | gd32f3x0_pmu.c | 50 rcu_periph_reset_enable(RCU_PMURST); in pmu_deinit()
51 rcu_periph_reset_disable(RCU_PMURST); in pmu_deinit()
|
| /hal_gigadevice-latest/gd32f4xx/standard_peripheral/source/ |
| D | gd32f4xx_pmu.c | 50 rcu_periph_reset_enable(RCU_PMURST); in pmu_deinit()
51 rcu_periph_reset_disable(RCU_PMURST); in pmu_deinit()
|
| /hal_gigadevice-latest/gd32l23x/standard_peripheral/source/ |
| D | gd32l23x_pmu.c | 51 rcu_periph_reset_enable(RCU_PMURST); in pmu_deinit()
52 rcu_periph_reset_disable(RCU_PMURST); in pmu_deinit()
|
| /hal_gigadevice-latest/gd32e50x/standard_peripheral/source/ |
| D | gd32e50x_pmu.c | 49 rcu_periph_reset_enable(RCU_PMURST); in pmu_deinit()
50 rcu_periph_reset_disable(RCU_PMURST); in pmu_deinit()
|
| /hal_gigadevice-latest/gd32vf103/standard_peripheral/include/ |
| D | gd32vf103_rcu.h | 335 RCU_PMURST = RCU_REGIDX_BIT(APB1RST_REG_OFFSET, 28U), /*!< PMU clock reset */ enumerator
|
| /hal_gigadevice-latest/gd32a50x/standard_peripheral/include/ |
| D | gd32a50x_rcu.h | 361 RCU_PMURST = RCU_REGIDX_BIT(APB1RST_REG_OFFSET, 28U), /*!< PMU clock reset */ enumerator
|
| /hal_gigadevice-latest/gd32f3x0/standard_peripheral/include/ |
| D | gd32f3x0_rcu.h | 371 RCU_PMURST = RCU_REGIDX_BIT(IDX_APB1RST, 28U), /*!< PMU reset */ enumerator
|
| /hal_gigadevice-latest/gd32e10x/standard_peripheral/include/ |
| D | gd32e10x_rcu.h | 394 RCU_PMURST = RCU_REGIDX_BIT(APB1RST_REG_OFFSET, 28U), /*!< PMU clock reset */ enumerator
|
| /hal_gigadevice-latest/gd32f403/standard_peripheral/include/ |
| D | gd32f403_rcu.h | 399 RCU_PMURST = RCU_REGIDX_BIT(APB1RST_REG_OFFSET, 28U), /*!< PMU clock reset */ enumerator
|
| /hal_gigadevice-latest/gd32l23x/standard_peripheral/include/ |
| D | gd32l23x_rcu.h | 383 RCU_PMURST = RCU_REGIDX_BIT(APB1RST_REG_OFFSET, 28U), /*!< PMU reset */ enumerator
|
| /hal_gigadevice-latest/gd32f4xx/standard_peripheral/include/ |
| D | gd32f4xx_rcu.h | 704 RCU_PMURST = RCU_REGIDX_BIT(APB1RST_REG_OFFSET, 28U), /*!< PMU clock reset */ enumerator
|
| /hal_gigadevice-latest/gd32e50x/standard_peripheral/include/ |
| D | gd32e50x_rcu.h | 672 RCU_PMURST = RCU_REGIDX_BIT(APB1RST_REG_OFFSET, 28U), /*!< PMU clock reset */ enumerator
|
