/hal_espressif-latest/components/esp_hw_support/port/esp32s2/ |
D | rtc_time.c | 33 static uint32_t rtc_clk_cal_internal_oneoff(rtc_cal_sel_t cal_clk, uint32_t slowclk_cycles) in rtc_clk_cal_internal_oneoff() argument 51 REG_SET_FIELD(TIMG_RTCCALICFG_REG(0), TIMG_RTC_CALI_MAX, slowclk_cycles); in rtc_clk_cal_internal_oneoff() 57 …CALICFG2_REG(0), TIMG_RTC_CALI_TIMEOUT_THRES, RTC_SLOW_CLK_X32K_CAL_TIMEOUT_THRES(slowclk_cycles)); in rtc_clk_cal_internal_oneoff() 60 …LICFG2_REG(0), TIMG_RTC_CALI_TIMEOUT_THRES, RTC_SLOW_CLK_8MD256_CAL_TIMEOUT_THRES(slowclk_cycles)); in rtc_clk_cal_internal_oneoff() 63 …CCALICFG2_REG(0), TIMG_RTC_CALI_TIMEOUT_THRES, RTC_SLOW_CLK_90K_CAL_TIMEOUT_THRES(slowclk_cycles)); in rtc_clk_cal_internal_oneoff() 66 uint32_t us_time_estimate = (uint32_t) (((uint64_t) slowclk_cycles) * MHZ / expected_freq); in rtc_clk_cal_internal_oneoff() 94 static uint32_t rtc_clk_cal_internal_cycling(rtc_cal_sel_t cal_clk, uint32_t slowclk_cycles) in rtc_clk_cal_internal_cycling() argument 104 REG_SET_FIELD(TIMG_RTCCALICFG_REG(0), TIMG_RTC_CALI_MAX, slowclk_cycles); in rtc_clk_cal_internal_cycling() 106 cali_slowclk_cycles = slowclk_cycles; in rtc_clk_cal_internal_cycling() 122 static uint32_t rtc_clk_xtal_to_slowclk(uint64_t xtal_cycles, uint32_t slowclk_cycles) in rtc_clk_xtal_to_slowclk() argument [all …]
|
/hal_espressif-latest/components/esp_hw_support/port/esp32c2/ |
D | rtc_time.c | 34 uint32_t rtc_clk_cal_internal(rtc_cal_sel_t cal_clk, uint32_t slowclk_cycles) in rtc_clk_cal_internal() argument 77 REG_SET_FIELD(TIMG_RTCCALICFG_REG(0), TIMG_RTC_CALI_MAX, slowclk_cycles); in rtc_clk_cal_internal() 83 …CALICFG2_REG(0), TIMG_RTC_CALI_TIMEOUT_THRES, RTC_SLOW_CLK_X32K_CAL_TIMEOUT_THRES(slowclk_cycles)); in rtc_clk_cal_internal() 86 …LICFG2_REG(0), TIMG_RTC_CALI_TIMEOUT_THRES, RTC_SLOW_CLK_8MD256_CAL_TIMEOUT_THRES(slowclk_cycles)); in rtc_clk_cal_internal() 89 …CALICFG2_REG(0), TIMG_RTC_CALI_TIMEOUT_THRES, RTC_SLOW_CLK_150K_CAL_TIMEOUT_THRES(slowclk_cycles)); in rtc_clk_cal_internal() 92 uint32_t us_time_estimate = (uint32_t) (((uint64_t) slowclk_cycles) * MHZ / expected_freq); in rtc_clk_cal_internal() 125 uint32_t rtc_clk_cal_ratio(rtc_cal_sel_t cal_clk, uint32_t slowclk_cycles) in rtc_clk_cal_ratio() argument 127 assert(slowclk_cycles); in rtc_clk_cal_ratio() 128 uint64_t xtal_cycles = rtc_clk_cal_internal(cal_clk, slowclk_cycles); in rtc_clk_cal_ratio() 129 uint64_t ratio_64 = ((xtal_cycles << RTC_CLK_CAL_FRACT)) / slowclk_cycles; in rtc_clk_cal_ratio() [all …]
|
/hal_espressif-latest/components/esp_hw_support/port/esp32c3/ |
D | rtc_time.c | 34 uint32_t rtc_clk_cal_internal(rtc_cal_sel_t cal_clk, uint32_t slowclk_cycles) in rtc_clk_cal_internal() argument 81 REG_SET_FIELD(TIMG_RTCCALICFG_REG(0), TIMG_RTC_CALI_MAX, slowclk_cycles); in rtc_clk_cal_internal() 87 …CALICFG2_REG(0), TIMG_RTC_CALI_TIMEOUT_THRES, RTC_SLOW_CLK_X32K_CAL_TIMEOUT_THRES(slowclk_cycles)); in rtc_clk_cal_internal() 90 …LICFG2_REG(0), TIMG_RTC_CALI_TIMEOUT_THRES, RTC_SLOW_CLK_8MD256_CAL_TIMEOUT_THRES(slowclk_cycles)); in rtc_clk_cal_internal() 93 …CALICFG2_REG(0), TIMG_RTC_CALI_TIMEOUT_THRES, RTC_SLOW_CLK_150K_CAL_TIMEOUT_THRES(slowclk_cycles)); in rtc_clk_cal_internal() 96 uint32_t us_time_estimate = (uint32_t) (((uint64_t) slowclk_cycles) * MHZ / expected_freq); in rtc_clk_cal_internal() 129 uint32_t rtc_clk_cal_ratio(rtc_cal_sel_t cal_clk, uint32_t slowclk_cycles) in rtc_clk_cal_ratio() argument 131 assert(slowclk_cycles); in rtc_clk_cal_ratio() 132 uint64_t xtal_cycles = rtc_clk_cal_internal(cal_clk, slowclk_cycles); in rtc_clk_cal_ratio() 133 uint64_t ratio_64 = ((xtal_cycles << RTC_CLK_CAL_FRACT)) / slowclk_cycles; in rtc_clk_cal_ratio() [all …]
|
/hal_espressif-latest/components/esp_hw_support/port/esp32s3/ |
D | rtc_time.c | 33 uint32_t rtc_clk_cal_internal(rtc_cal_sel_t cal_clk, uint32_t slowclk_cycles) in rtc_clk_cal_internal() argument 79 REG_SET_FIELD(TIMG_RTCCALICFG_REG(0), TIMG_RTC_CALI_MAX, slowclk_cycles); in rtc_clk_cal_internal() 85 …CALICFG2_REG(0), TIMG_RTC_CALI_TIMEOUT_THRES, RTC_SLOW_CLK_X32K_CAL_TIMEOUT_THRES(slowclk_cycles)); in rtc_clk_cal_internal() 88 …LICFG2_REG(0), TIMG_RTC_CALI_TIMEOUT_THRES, RTC_SLOW_CLK_8MD256_CAL_TIMEOUT_THRES(slowclk_cycles)); in rtc_clk_cal_internal() 91 …CALICFG2_REG(0), TIMG_RTC_CALI_TIMEOUT_THRES, RTC_SLOW_CLK_150K_CAL_TIMEOUT_THRES(slowclk_cycles)); in rtc_clk_cal_internal() 94 uint32_t us_time_estimate = (uint32_t) (((uint64_t) slowclk_cycles) * MHZ / expected_freq); in rtc_clk_cal_internal() 127 uint32_t rtc_clk_cal_ratio(rtc_cal_sel_t cal_clk, uint32_t slowclk_cycles) in rtc_clk_cal_ratio() argument 129 assert(slowclk_cycles); in rtc_clk_cal_ratio() 130 uint64_t xtal_cycles = rtc_clk_cal_internal(cal_clk, slowclk_cycles); in rtc_clk_cal_ratio() 131 uint64_t ratio_64 = ((xtal_cycles << RTC_CLK_CAL_FRACT)) / slowclk_cycles; in rtc_clk_cal_ratio() [all …]
|
/hal_espressif-latest/components/esp_hw_support/port/esp32c6/ |
D | rtc_time.c | 60 static uint32_t rtc_clk_cal_internal(rtc_cal_sel_t cal_clk, uint32_t slowclk_cycles) in rtc_clk_cal_internal() argument 62 assert(slowclk_cycles < TIMG_RTC_CALI_MAX_V); in rtc_clk_cal_internal() 127 REG_SET_FIELD(TIMG_RTCCALICFG_REG(0), TIMG_RTC_CALI_MAX, slowclk_cycles); in rtc_clk_cal_internal() 133 …CCALICFG2_REG(0), TIMG_RTC_CALI_TIMEOUT_THRES, RTC_SLOW_CLK_32K_CAL_TIMEOUT_THRES(slowclk_cycles)); in rtc_clk_cal_internal() 136 …CCALICFG2_REG(0), TIMG_RTC_CALI_TIMEOUT_THRES, RTC_FAST_CLK_20M_CAL_TIMEOUT_THRES(slowclk_cycles)); in rtc_clk_cal_internal() 139 …CALICFG2_REG(0), TIMG_RTC_CALI_TIMEOUT_THRES, RTC_SLOW_CLK_150K_CAL_TIMEOUT_THRES(slowclk_cycles)); in rtc_clk_cal_internal() 142 uint32_t us_time_estimate = (uint32_t) (((uint64_t) slowclk_cycles) * MHZ / expected_freq); in rtc_clk_cal_internal() 202 static bool rtc_clk_cal_32k_valid(rtc_xtal_freq_t xtal_freq, uint32_t slowclk_cycles, uint64_t actu… in rtc_clk_cal_32k_valid() argument 204 …uint64_t expected_xtal_cycles = (xtal_freq * 1000000ULL * slowclk_cycles) >> 15; // xtal_freq(hz) … in rtc_clk_cal_32k_valid() 209 uint32_t rtc_clk_cal(rtc_cal_sel_t cal_clk, uint32_t slowclk_cycles) in rtc_clk_cal() argument [all …]
|
/hal_espressif-latest/components/esp_hw_support/port/esp32/ |
D | rtc_time.c | 35 static uint32_t rtc_clk_cal_internal(rtc_cal_sel_t cal_clk, uint32_t slowclk_cycles) in rtc_clk_cal_internal() argument 37 assert(slowclk_cycles < 32767); in rtc_clk_cal_internal() 53 REG_SET_FIELD(TIMG_RTCCALICFG_REG(0), TIMG_RTC_CALI_MAX, slowclk_cycles); in rtc_clk_cal_internal() 66 uint32_t us_time_estimate = (uint32_t) (((uint64_t) slowclk_cycles) * MHZ / expected_freq); in rtc_clk_cal_internal() 111 uint32_t rtc_clk_cal_ratio(rtc_cal_sel_t cal_clk, uint32_t slowclk_cycles) in rtc_clk_cal_ratio() argument 113 assert(slowclk_cycles); in rtc_clk_cal_ratio() 114 uint64_t xtal_cycles = rtc_clk_cal_internal(cal_clk, slowclk_cycles); in rtc_clk_cal_ratio() 115 uint64_t ratio_64 = ((xtal_cycles << RTC_CLK_CAL_FRACT)) / slowclk_cycles; in rtc_clk_cal_ratio() 120 static inline bool rtc_clk_cal_32k_valid(rtc_xtal_freq_t xtal_freq, uint32_t slowclk_cycles, uint64… in rtc_clk_cal_32k_valid() argument 122 …uint64_t expected_xtal_cycles = (xtal_freq * 1000000ULL * slowclk_cycles) >> 15; // xtal_freq(hz) … in rtc_clk_cal_32k_valid() [all …]
|
/hal_espressif-latest/components/esp_hw_support/port/esp32h2/ |
D | rtc_time.c | 60 static uint32_t rtc_clk_cal_internal(rtc_cal_sel_t cal_clk, uint32_t slowclk_cycles) in rtc_clk_cal_internal() argument 62 assert(slowclk_cycles < TIMG_RTC_CALI_MAX_V); in rtc_clk_cal_internal() 127 REG_SET_FIELD(TIMG_RTCCALICFG_REG(0), TIMG_RTC_CALI_MAX, slowclk_cycles); in rtc_clk_cal_internal() 133 …CCALICFG2_REG(0), TIMG_RTC_CALI_TIMEOUT_THRES, RTC_SLOW_CLK_32K_CAL_TIMEOUT_THRES(slowclk_cycles)); in rtc_clk_cal_internal() 136 …TCCALICFG2_REG(0), TIMG_RTC_CALI_TIMEOUT_THRES, RTC_FAST_CLK_8M_CAL_TIMEOUT_THRES(slowclk_cycles)); in rtc_clk_cal_internal() 139 …CALICFG2_REG(0), TIMG_RTC_CALI_TIMEOUT_THRES, RTC_SLOW_CLK_150K_CAL_TIMEOUT_THRES(slowclk_cycles)); in rtc_clk_cal_internal() 142 uint32_t us_time_estimate = (uint32_t) (((uint64_t) slowclk_cycles) * MHZ / expected_freq); in rtc_clk_cal_internal() 202 static bool rtc_clk_cal_32k_valid(rtc_xtal_freq_t xtal_freq, uint32_t slowclk_cycles, uint64_t actu… in rtc_clk_cal_32k_valid() argument 204 …uint64_t expected_xtal_cycles = (xtal_freq * 1000000ULL * slowclk_cycles) >> 15; // xtal_freq(hz) … in rtc_clk_cal_32k_valid() 209 uint32_t rtc_clk_cal(rtc_cal_sel_t cal_clk, uint32_t slowclk_cycles) in rtc_clk_cal() argument [all …]
|
/hal_espressif-latest/components/esp_hw_support/port/ |
D | esp_clk_tree_common.c | 55 static uint32_t clk_tree_rtc_slow_calibration(uint32_t slowclk_cycles) in clk_tree_rtc_slow_calibration() argument 58 if (slowclk_cycles > 0) { in clk_tree_rtc_slow_calibration() 59 cal_val = rtc_clk_cal(RTC_CAL_RTC_MUX, slowclk_cycles); in clk_tree_rtc_slow_calibration()
|
/hal_espressif-latest/components/soc/esp32s2/include/soc/ |
D | rtc.h | 474 uint32_t rtc_clk_cal_internal(rtc_cal_sel_t cal_clk, uint32_t slowclk_cycles, uint32_t cal_mode); 845 uint32_t rtc_clk_cal_cycling(rtc_cal_sel_t cal_clk, uint32_t slowclk_cycles);
|
/hal_espressif-latest/components/soc/esp32c2/include/soc/ |
D | rtc.h | 412 uint32_t rtc_clk_cal_internal(rtc_cal_sel_t cal_clk, uint32_t slowclk_cycles);
|
/hal_espressif-latest/components/soc/esp32c3/include/soc/ |
D | rtc.h | 439 uint32_t rtc_clk_cal_internal(rtc_cal_sel_t cal_clk, uint32_t slowclk_cycles);
|
/hal_espressif-latest/components/soc/esp32s3/include/soc/ |
D | rtc.h | 452 uint32_t rtc_clk_cal_internal(rtc_cal_sel_t cal_clk, uint32_t slowclk_cycles);
|