Home
last modified time | relevance | path

Searched refs:RTC_CNTL_CK8M_WAIT (Results 1 – 20 of 20) sorted by relevance

/hal_espressif-latest/components/hal/esp32c2/include/hal/
Dclk_tree_ll.h69 REG_SET_FIELD(RTC_CNTL_TIMER1_REG, RTC_CNTL_CK8M_WAIT, RTC_CK8M_ENABLE_WAIT_DEFAULT); in clk_ll_rc_fast_enable()
78 REG_SET_FIELD(RTC_CNTL_TIMER1_REG, RTC_CNTL_CK8M_WAIT, RTC_CNTL_CK8M_WAIT_DEFAULT); in clk_ll_rc_fast_disable()
/hal_espressif-latest/components/hal/esp32s3/include/hal/
Dclk_tree_ll.h138 REG_SET_FIELD(RTC_CNTL_TIMER1_REG, RTC_CNTL_CK8M_WAIT, RTC_CK8M_ENABLE_WAIT_DEFAULT); in clk_ll_rc_fast_enable()
147 REG_SET_FIELD(RTC_CNTL_TIMER1_REG, RTC_CNTL_CK8M_WAIT, RTC_CNTL_CK8M_WAIT_DEFAULT); in clk_ll_rc_fast_disable()
/hal_espressif-latest/components/hal/esp32c3/include/hal/
Dclk_tree_ll.h136 REG_SET_FIELD(RTC_CNTL_TIMER1_REG, RTC_CNTL_CK8M_WAIT, RTC_CK8M_ENABLE_WAIT_DEFAULT); in clk_ll_rc_fast_enable()
145 REG_SET_FIELD(RTC_CNTL_TIMER1_REG, RTC_CNTL_CK8M_WAIT, RTC_CNTL_CK8M_WAIT_DEFAULT); in clk_ll_rc_fast_disable()
/hal_espressif-latest/components/hal/esp32s2/include/hal/
Dclk_tree_ll.h222 REG_SET_FIELD(RTC_CNTL_TIMER1_REG, RTC_CNTL_CK8M_WAIT, RTC_CK8M_ENABLE_WAIT_DEFAULT); in clk_ll_rc_fast_enable()
231 REG_SET_FIELD(RTC_CNTL_TIMER1_REG, RTC_CNTL_CK8M_WAIT, RTC_CNTL_CK8M_WAIT_DEFAULT); in clk_ll_rc_fast_disable()
/hal_espressif-latest/components/esp_hw_support/port/esp32/
Drtc_init.c38 REG_SET_FIELD(RTC_CNTL_TIMER1_REG, RTC_CNTL_CK8M_WAIT, cfg.ck8m_wait); in rtc_init()
Drtc_sleep.c243 REG_SET_FIELD(RTC_CNTL_TIMER1_REG, RTC_CNTL_CK8M_WAIT, RTC_CNTL_CK8M_WAIT_SLP_CYCLES); in rtc_sleep_low_init()
/hal_espressif-latest/components/hal/esp32/include/hal/
Dclk_tree_ll.h270 REG_SET_FIELD(RTC_CNTL_TIMER1_REG, RTC_CNTL_CK8M_WAIT, RTC_CK8M_ENABLE_WAIT_DEFAULT); in clk_ll_rc_fast_enable()
279 REG_SET_FIELD(RTC_CNTL_TIMER1_REG, RTC_CNTL_CK8M_WAIT, RTC_CNTL_CK8M_WAIT_DEFAULT); in clk_ll_rc_fast_disable()
/hal_espressif-latest/components/esp_hw_support/port/esp32c2/
Drtc_sleep.c201 REG_SET_FIELD(RTC_CNTL_TIMER1_REG, RTC_CNTL_CK8M_WAIT, RTC_CNTL_CK8M_WAIT_SLP_CYCLES); in rtc_sleep_low_init()
Drtc_init.c38 REG_SET_FIELD(RTC_CNTL_TIMER1_REG, RTC_CNTL_CK8M_WAIT, cfg.ck8m_wait); in rtc_init()
/hal_espressif-latest/components/esp_hw_support/port/esp32s2/
Drtc_init.c44 REG_SET_FIELD(RTC_CNTL_TIMER1_REG, RTC_CNTL_CK8M_WAIT, cfg.ck8m_wait); in rtc_init()
Drtc_sleep.c256 REG_SET_FIELD(RTC_CNTL_TIMER1_REG, RTC_CNTL_CK8M_WAIT, RTC_CNTL_CK8M_WAIT_SLP_CYCLES); in rtc_sleep_low_init()
/hal_espressif-latest/components/esp_hw_support/port/esp32c3/
Drtc_init.c50 REG_SET_FIELD(RTC_CNTL_TIMER1_REG, RTC_CNTL_CK8M_WAIT, cfg.ck8m_wait); in rtc_init()
Drtc_sleep.c252 REG_SET_FIELD(RTC_CNTL_TIMER1_REG, RTC_CNTL_CK8M_WAIT, RTC_CNTL_CK8M_WAIT_SLP_CYCLES); in rtc_sleep_low_init()
/hal_espressif-latest/components/esp_hw_support/port/esp32s3/
Drtc_sleep.c264 REG_SET_FIELD(RTC_CNTL_TIMER1_REG, RTC_CNTL_CK8M_WAIT, RTC_CNTL_CK8M_WAIT_SLP_CYCLES); in rtc_sleep_low_init()
Drtc_init.c63 REG_SET_FIELD(RTC_CNTL_TIMER1_REG, RTC_CNTL_CK8M_WAIT, cfg.ck8m_wait); in rtc_init()
/hal_espressif-latest/components/soc/esp32c2/include/soc/
Drtc_cntl_reg.h260 #define RTC_CNTL_CK8M_WAIT 0x000000FF macro
/hal_espressif-latest/components/soc/esp32/include/soc/
Drtc_cntl_reg.h332 #define RTC_CNTL_CK8M_WAIT 0x000000FF macro
/hal_espressif-latest/components/soc/esp32c3/include/soc/
Drtc_cntl_reg.h299 #define RTC_CNTL_CK8M_WAIT 0x000000FF macro
/hal_espressif-latest/components/soc/esp32s2/include/soc/
Drtc_cntl_reg.h288 #define RTC_CNTL_CK8M_WAIT 0x000000FF macro
/hal_espressif-latest/components/soc/esp32s3/include/soc/
Drtc_cntl_reg.h281 #define RTC_CNTL_CK8M_WAIT 0x000000FF macro