Home
last modified time | relevance | path

Searched refs:SYSTEM_PERIP_RST_EN1_REG (Results 1 – 12 of 12) sorted by relevance

/hal_espressif-3.6.0/components/esp_system/port/soc/esp32h2/
Dsystem_internal.c100 SET_PERI_REG_MASK(SYSTEM_PERIP_RST_EN1_REG, SYSTEM_DMA_RST); in esp_restart_noos()
101 REG_WRITE(SYSTEM_PERIP_RST_EN1_REG, 0); in esp_restart_noos()
Dclk.c274 SET_PERI_REG_MASK(SYSTEM_PERIP_RST_EN1_REG, common_perip_clk1); in esp_perip_clk_init()
278 SET_PERI_REG_MASK(SYSTEM_PERIP_RST_EN1_REG, hwcrypto_perip_clk); in esp_perip_clk_init()
/hal_espressif-3.6.0/components/esp_system/port/soc/esp32s3/
Dclk.c310 SET_PERI_REG_MASK(SYSTEM_PERIP_RST_EN1_REG, common_perip_clk1); in esp_perip_clk_init()
314 SET_PERI_REG_MASK(SYSTEM_PERIP_RST_EN1_REG, hwcrypto_perip_clk); in esp_perip_clk_init()
319 CLEAR_PERI_REG_MASK(SYSTEM_PERIP_RST_EN1_REG, SYSTEM_PERI_BACKUP_RST); in esp_perip_clk_init()
Dsystem_internal.c110 SET_PERI_REG_MASK(SYSTEM_PERIP_RST_EN1_REG, SYSTEM_DMA_RST); in esp_restart_noos()
111 REG_WRITE(SYSTEM_PERIP_RST_EN1_REG, 0); in esp_restart_noos()
/hal_espressif-3.6.0/components/esp_system/port/soc/esp32c3/
Dsystem_internal.c116 SET_PERI_REG_MASK(SYSTEM_PERIP_RST_EN1_REG, SYSTEM_DMA_RST); in esp_restart_noos()
117 REG_WRITE(SYSTEM_PERIP_RST_EN1_REG, 0); in esp_restart_noos()
Dclk.c287 SET_PERI_REG_MASK(SYSTEM_PERIP_RST_EN1_REG, common_perip_clk1); in esp_perip_clk_init()
291 SET_PERI_REG_MASK(SYSTEM_PERIP_RST_EN1_REG, hwcrypto_perip_clk); in esp_perip_clk_init()
/hal_espressif-3.6.0/components/hal/esp32h2/include/hal/
Dclk_gate_ll.h169 return SYSTEM_PERIP_RST_EN1_REG; in periph_ll_get_rst_en_reg()
/hal_espressif-3.6.0/components/hal/esp32c3/include/hal/
Dclk_gate_ll.h197 return SYSTEM_PERIP_RST_EN1_REG; in periph_ll_get_rst_en_reg()
/hal_espressif-3.6.0/components/hal/esp32s3/include/hal/
Dclk_gate_ll.h243 return SYSTEM_PERIP_RST_EN1_REG; in periph_ll_get_rst_en_reg()
/hal_espressif-3.6.0/components/soc/esp32c3/include/soc/
Dsystem_reg.h534 #define SYSTEM_PERIP_RST_EN1_REG (DR_REG_SYSTEM_BASE + 0x01C) macro
/hal_espressif-3.6.0/components/soc/esp32h2/include/soc/
Dclkrst_reg.h925 #define SYSTEM_PERIP_RST_EN1_REG (DR_REG_CLKRST_BASE + 0x002C) macro
/hal_espressif-3.6.0/components/soc/esp32s3/include/soc/
Dsystem_reg.h569 #define SYSTEM_PERIP_RST_EN1_REG (DR_REG_SYSTEM_BASE + 0x24) macro