| /hal_atmel-latest/asf/sam0/include/samr21/instance/ |
| D | eic.h | 40 #define REG_EIC_INTENSET (0x4000180C) /**< \brief (EIC) Interrupt Enable Set */ macro
52 #define REG_EIC_INTENSET (*(RwReg *)0x4000180CUL) /**< \brief (EIC) Interrupt Enable Set… macro
|
| /hal_atmel-latest/asf/sam0/include/samd21/instance/ |
| D | eic.h | 40 #define REG_EIC_INTENSET (0x4000180C) /**< \brief (EIC) Interrupt Enable Set */ macro
52 #define REG_EIC_INTENSET (*(RwReg *)0x4000180CUL) /**< \brief (EIC) Interrupt Enable Set… macro
|
| /hal_atmel-latest/asf/sam0/include/samc21/instance/ |
| D | eic.h | 41 #define REG_EIC_INTENSET (0x40002810) /**< \brief (EIC) Interrupt Enable Set */ macro
53 #define REG_EIC_INTENSET (*(RwReg *)0x40002810UL) /**< \brief (EIC) Interrupt Enable Set… macro
|
| /hal_atmel-latest/asf/sam0/include/samc20/instance/ |
| D | eic.h | 41 #define REG_EIC_INTENSET (0x40002810) /**< \brief (EIC) Interrupt Enable Set */ macro
53 #define REG_EIC_INTENSET (*(RwReg *)0x40002810UL) /**< \brief (EIC) Interrupt Enable Set… macro
|
| /hal_atmel-latest/asf/sam0/include/samr34/instance/ |
| D | eic.h | 41 #define REG_EIC_INTENSET (0x40002410) /**< \brief (EIC) Interrupt Enable Set */ macro
53 #define REG_EIC_INTENSET (*(RwReg *)0x40002410UL) /**< \brief (EIC) Interrupt Enable Set… macro
|
| /hal_atmel-latest/asf/sam0/include/samr35/instance/ |
| D | eic.h | 41 #define REG_EIC_INTENSET (0x40002410) /**< \brief (EIC) Interrupt Enable Set */ macro
53 #define REG_EIC_INTENSET (*(RwReg *)0x40002410UL) /**< \brief (EIC) Interrupt Enable Set… macro
|
| /hal_atmel-latest/asf/sam0/include/saml21/instance/ |
| D | eic.h | 41 #define REG_EIC_INTENSET (0x40002410) /**< \brief (EIC) Interrupt Enable Set */ macro
53 #define REG_EIC_INTENSET (*(RwReg *)0x40002410UL) /**< \brief (EIC) Interrupt Enable Set… macro
|
| /hal_atmel-latest/asf/sam0/include/samd20/instance/ |
| D | eic.h | 41 #define REG_EIC_INTENSET (0x4000180C) /**< \brief (EIC) Interrupt Enable Set */ macro
53 #define REG_EIC_INTENSET (*(RwReg *)0x4000180CUL) /**< \brief (EIC) Interrupt Enable Set… macro
|
| /hal_atmel-latest/asf/sam0/include/samd51/instance/ |
| D | eic.h | 41 #define REG_EIC_INTENSET (0x40002810) /**< \brief (EIC) Interrupt Enable Set */ macro
56 #define REG_EIC_INTENSET (*(RwReg *)0x40002810UL) /**< \brief (EIC) Interrupt Enable Set… macro
|
| /hal_atmel-latest/asf/sam0/include/samc20n/instance/ |
| D | eic.h | 41 #define REG_EIC_INTENSET (0x40002810) /**< \brief (EIC) Interrupt Enable Set */ macro
56 #define REG_EIC_INTENSET (*(RwReg *)0x40002810UL) /**< \brief (EIC) Interrupt Enable Set… macro
|
| /hal_atmel-latest/asf/sam0/include/same53/instance/ |
| D | eic.h | 41 #define REG_EIC_INTENSET (0x40002810) /**< \brief (EIC) Interrupt Enable Set */ macro
56 #define REG_EIC_INTENSET (*(RwReg *)0x40002810UL) /**< \brief (EIC) Interrupt Enable Set… macro
|
| /hal_atmel-latest/asf/sam0/include/same51/instance/ |
| D | eic.h | 41 #define REG_EIC_INTENSET (0x40002810) /**< \brief (EIC) Interrupt Enable Set */ macro
56 #define REG_EIC_INTENSET (*(RwReg *)0x40002810UL) /**< \brief (EIC) Interrupt Enable Set… macro
|
| /hal_atmel-latest/asf/sam0/include/samc21n/instance/ |
| D | eic.h | 41 #define REG_EIC_INTENSET (0x40002810) /**< \brief (EIC) Interrupt Enable Set */ macro
56 #define REG_EIC_INTENSET (*(RwReg *)0x40002810UL) /**< \brief (EIC) Interrupt Enable Set… macro
|
| /hal_atmel-latest/asf/sam0/include/same54/instance/ |
| D | eic.h | 41 #define REG_EIC_INTENSET (0x40002810) /**< \brief (EIC) Interrupt Enable Set */ macro
56 #define REG_EIC_INTENSET (*(RwReg *)0x40002810UL) /**< \brief (EIC) Interrupt Enable Set… macro
|
