Home
last modified time | relevance | path

Searched refs:REG_EIC_INTENCLR (Results 1 – 14 of 14) sorted by relevance

/hal_atmel-latest/asf/sam0/include/samr21/instance/
Deic.h39 #define REG_EIC_INTENCLR (0x40001808) /**< \brief (EIC) Interrupt Enable Clear */ macro
51 #define REG_EIC_INTENCLR (*(RwReg *)0x40001808UL) /**< \brief (EIC) Interrupt Enable Cle… macro
/hal_atmel-latest/asf/sam0/include/samd21/instance/
Deic.h39 #define REG_EIC_INTENCLR (0x40001808) /**< \brief (EIC) Interrupt Enable Clear */ macro
51 #define REG_EIC_INTENCLR (*(RwReg *)0x40001808UL) /**< \brief (EIC) Interrupt Enable Cle… macro
/hal_atmel-latest/asf/sam0/include/samc21/instance/
Deic.h40 #define REG_EIC_INTENCLR (0x4000280C) /**< \brief (EIC) Interrupt Enable Clear */ macro
52 #define REG_EIC_INTENCLR (*(RwReg *)0x4000280CUL) /**< \brief (EIC) Interrupt Enable Cle… macro
/hal_atmel-latest/asf/sam0/include/samc20/instance/
Deic.h40 #define REG_EIC_INTENCLR (0x4000280C) /**< \brief (EIC) Interrupt Enable Clear */ macro
52 #define REG_EIC_INTENCLR (*(RwReg *)0x4000280CUL) /**< \brief (EIC) Interrupt Enable Cle… macro
/hal_atmel-latest/asf/sam0/include/samr34/instance/
Deic.h40 #define REG_EIC_INTENCLR (0x4000240C) /**< \brief (EIC) Interrupt Enable Clear */ macro
52 #define REG_EIC_INTENCLR (*(RwReg *)0x4000240CUL) /**< \brief (EIC) Interrupt Enable Cle… macro
/hal_atmel-latest/asf/sam0/include/samr35/instance/
Deic.h40 #define REG_EIC_INTENCLR (0x4000240C) /**< \brief (EIC) Interrupt Enable Clear */ macro
52 #define REG_EIC_INTENCLR (*(RwReg *)0x4000240CUL) /**< \brief (EIC) Interrupt Enable Cle… macro
/hal_atmel-latest/asf/sam0/include/saml21/instance/
Deic.h40 #define REG_EIC_INTENCLR (0x4000240C) /**< \brief (EIC) Interrupt Enable Clear */ macro
52 #define REG_EIC_INTENCLR (*(RwReg *)0x4000240CUL) /**< \brief (EIC) Interrupt Enable Cle… macro
/hal_atmel-latest/asf/sam0/include/samd20/instance/
Deic.h40 #define REG_EIC_INTENCLR (0x40001808) /**< \brief (EIC) Interrupt Enable Clear */ macro
52 #define REG_EIC_INTENCLR (*(RwReg *)0x40001808UL) /**< \brief (EIC) Interrupt Enable Cle… macro
/hal_atmel-latest/asf/sam0/include/samd51/instance/
Deic.h40 #define REG_EIC_INTENCLR (0x4000280C) /**< \brief (EIC) Interrupt Enable Clear */ macro
55 #define REG_EIC_INTENCLR (*(RwReg *)0x4000280CUL) /**< \brief (EIC) Interrupt Enable Cle… macro
/hal_atmel-latest/asf/sam0/include/samc20n/instance/
Deic.h40 #define REG_EIC_INTENCLR (0x4000280C) /**< \brief (EIC) Interrupt Enable Clear */ macro
55 #define REG_EIC_INTENCLR (*(RwReg *)0x4000280CUL) /**< \brief (EIC) Interrupt Enable Cle… macro
/hal_atmel-latest/asf/sam0/include/same53/instance/
Deic.h40 #define REG_EIC_INTENCLR (0x4000280C) /**< \brief (EIC) Interrupt Enable Clear */ macro
55 #define REG_EIC_INTENCLR (*(RwReg *)0x4000280CUL) /**< \brief (EIC) Interrupt Enable Cle… macro
/hal_atmel-latest/asf/sam0/include/same51/instance/
Deic.h40 #define REG_EIC_INTENCLR (0x4000280C) /**< \brief (EIC) Interrupt Enable Clear */ macro
55 #define REG_EIC_INTENCLR (*(RwReg *)0x4000280CUL) /**< \brief (EIC) Interrupt Enable Cle… macro
/hal_atmel-latest/asf/sam0/include/samc21n/instance/
Deic.h40 #define REG_EIC_INTENCLR (0x4000280C) /**< \brief (EIC) Interrupt Enable Clear */ macro
55 #define REG_EIC_INTENCLR (*(RwReg *)0x4000280CUL) /**< \brief (EIC) Interrupt Enable Cle… macro
/hal_atmel-latest/asf/sam0/include/same54/instance/
Deic.h40 #define REG_EIC_INTENCLR (0x4000280C) /**< \brief (EIC) Interrupt Enable Clear */ macro
55 #define REG_EIC_INTENCLR (*(RwReg *)0x4000280CUL) /**< \brief (EIC) Interrupt Enable Cle… macro