Home
last modified time | relevance | path

Searched refs:REG_DACC_ISR (Results 1 – 8 of 8) sorted by relevance

/hal_atmel-latest/asf/sam/include/sam4l/instance/
Ddacc.h40 #define REG_DACC_ISR (0x4003C018) /**< \brief (DACC) Interrupt Status Register */ macro
51 #define REG_DACC_ISR (*(RoReg *)0x4003C018UL) /**< \brief (DACC) Interrupt Status Re… macro
/hal_atmel-latest/asf/sam/include/sam4e/instance/
Ddacc.h44 #define REG_DACC_ISR (0x400B8030U) /**< \brief (DACC) Interrupt Status Register */ macro
64 #define REG_DACC_ISR (*(RoReg*)0x400B8030U) /**< \brief (DACC) Interrupt Status Register */ macro
/hal_atmel-latest/asf/sam/include/samv71b/instance/
Ddacc.h49 #define REG_DACC_ISR (0x40040030) /**< (DACC) Interrupt Status Register */ macro
68 #define REG_DACC_ISR (*(__I uint32_t*)0x40040030U) /**< (DACC) Interrupt Status Registe… macro
/hal_atmel-latest/asf/sam/include/same70b/instance/
Ddacc.h49 #define REG_DACC_ISR (0x40040030) /**< (DACC) Interrupt Status Register */ macro
68 #define REG_DACC_ISR (*(__I uint32_t*)0x40040030U) /**< (DACC) Interrupt Status Registe… macro
/hal_atmel-latest/asf/sam/include/same70/instance/
Ddacc.h49 #define REG_DACC_ISR (0x40040030) /**< (DACC) Interrupt Status Register */ macro
68 #define REG_DACC_ISR (*(__I uint32_t*)0x40040030U) /**< (DACC) Interrupt Status Registe… macro
/hal_atmel-latest/asf/sam/include/samv71/instance/
Ddacc.h49 #define REG_DACC_ISR (0x40040030) /**< (DACC) Interrupt Status Register */ macro
69 #define REG_DACC_ISR (*(__I uint32_t*)0x40040030U) /**< (DACC) Interrupt Status Registe… macro
/hal_atmel-latest/asf/sam/include/sam4s/instance/
Ddacc.h44 …#define REG_DACC_ISR (0x4003C030U) /**< \brief (DACC) Interrupt Status Register … macro
64 …#define REG_DACC_ISR (*(__I uint32_t*)0x4003C030U) /**< \brief (DACC) Interrupt Status Register … macro
/hal_atmel-latest/asf/sam/include/sam3x/instance/
Ddacc.h44 …#define REG_DACC_ISR (0x400C8030U) /**< \brief (DACC) Interrupt Status Register … macro
64 …#define REG_DACC_ISR (*(__I uint32_t*)0x400C8030U) /**< \brief (DACC) Interrupt Status Register … macro