Home
last modified time | relevance | path

Searched refs:REG_TC0_CMR1 (Results 1 – 8 of 8) sorted by relevance

/hal_atmel-3.6.0/asf/sam/include/sam4l/instance/
Dtc0.h46 #define REG_TC0_CMR1 (0x40010044) /**< \brief (TC0) Channel Mode Register Channel 1 */ macro
85 #define REG_TC0_CMR1 (*(RwReg *)0x40010044UL) /**< \brief (TC0) Channel Mode Registe… macro
/hal_atmel-3.6.0/asf/sam/include/sam4s/instance/
Dtc0.h47 …#define REG_TC0_CMR1 (0x40010044U) /**< \brief (TC0) Channel Mode Register (chan… macro
89 …#define REG_TC0_CMR1 (*(__IO uint32_t*)0x40010044U) /**< \brief (TC0) Channel Mode Register (chan… macro
/hal_atmel-3.6.0/asf/sam/include/sam3x/instance/
Dtc0.h47 …#define REG_TC0_CMR1 (0x40080044U) /**< \brief (TC0) Channel Mode Register (chan… macro
89 …#define REG_TC0_CMR1 (*(__IO uint32_t*)0x40080044U) /**< \brief (TC0) Channel Mode Register (chan… macro
/hal_atmel-3.6.0/asf/sam/include/sam4e/instance/
Dtc0.h49 #define REG_TC0_CMR1 (0x40090044U) /**< \brief (TC0) Channel Mode Register (channel = 1) … macro
115 #define REG_TC0_CMR1 (*(RwReg*)0x40090044U) /**< \brief (TC0) Channel Mode Register (channel = 1) … macro
/hal_atmel-3.6.0/asf/sam/include/same70/instance/
Dtc0.h51 #define REG_TC0_CMR1 (0x4000C044) /**< (TC0) Channel Mode Register (channel = 0) 1 */ macro
101 #define REG_TC0_CMR1 (*(__IO uint32_t*)0x4000C044U) /**< (TC0) Channel Mode Register (ch… macro
/hal_atmel-3.6.0/asf/sam/include/samv71/instance/
Dtc0.h51 #define REG_TC0_CMR1 (0x4000C044) /**< (TC0) Channel Mode Register (channel = 0) 1 */ macro
102 #define REG_TC0_CMR1 (*(__IO uint32_t*)0x4000C044U) /**< (TC0) Channel Mode Register (ch… macro
/hal_atmel-3.6.0/asf/sam/include/samv71b/instance/
Dtc0.h51 #define REG_TC0_CMR1 (0x4000C044) /**< (TC0) Channel Mode Register (channel = 0) 1 */ macro
101 #define REG_TC0_CMR1 (*(__IO uint32_t*)0x4000C044U) /**< (TC0) Channel Mode Register (ch… macro
/hal_atmel-3.6.0/asf/sam/include/same70b/instance/
Dtc0.h51 #define REG_TC0_CMR1 (0x4000C044) /**< (TC0) Channel Mode Register (channel = 0) 1 */ macro
101 #define REG_TC0_CMR1 (*(__IO uint32_t*)0x4000C044U) /**< (TC0) Channel Mode Register (ch… macro