Home
last modified time | relevance | path

Searched refs:REG_TC0_CCR0 (Results 1 – 8 of 8) sorted by relevance

/hal_atmel-3.6.0/asf/sam/include/sam4l/instance/
Dtc0.h34 #define REG_TC0_CCR0 (0x40010000) /**< \brief (TC0) Channel Control Register Channel … macro
73 #define REG_TC0_CCR0 (*(WoReg *)0x40010000UL) /**< \brief (TC0) Channel Control Regi… macro
/hal_atmel-3.6.0/asf/sam/include/sam4s/instance/
Dtc0.h35 …#define REG_TC0_CCR0 (0x40010000U) /**< \brief (TC0) Channel Control Register (c… macro
77 …#define REG_TC0_CCR0 (*(__O uint32_t*)0x40010000U) /**< \brief (TC0) Channel Control Register (c… macro
/hal_atmel-3.6.0/asf/sam/include/sam3x/instance/
Dtc0.h35 …#define REG_TC0_CCR0 (0x40080000U) /**< \brief (TC0) Channel Control Register (c… macro
77 …#define REG_TC0_CCR0 (*(__O uint32_t*)0x40080000U) /**< \brief (TC0) Channel Control Register (c… macro
/hal_atmel-3.6.0/asf/sam/include/sam4e/instance/
Dtc0.h35 #define REG_TC0_CCR0 (0x40090000U) /**< \brief (TC0) Channel Control Register (channel = … macro
101 #define REG_TC0_CCR0 (*(WoReg*)0x40090000U) /**< \brief (TC0) Channel Control Register (channel = … macro
/hal_atmel-3.6.0/asf/sam/include/same70/instance/
Dtc0.h37 #define REG_TC0_CCR0 (0x4000C000) /**< (TC0) Channel Control Register (channel = 0) 0 */ macro
87 #define REG_TC0_CCR0 (*(__O uint32_t*)0x4000C000U) /**< (TC0) Channel Control Register … macro
/hal_atmel-3.6.0/asf/sam/include/samv71/instance/
Dtc0.h37 #define REG_TC0_CCR0 (0x4000C000) /**< (TC0) Channel Control Register (channel = 0) 0 */ macro
88 #define REG_TC0_CCR0 (*(__O uint32_t*)0x4000C000U) /**< (TC0) Channel Control Register … macro
/hal_atmel-3.6.0/asf/sam/include/samv71b/instance/
Dtc0.h37 #define REG_TC0_CCR0 (0x4000C000) /**< (TC0) Channel Control Register (channel = 0) 0 */ macro
87 #define REG_TC0_CCR0 (*(__O uint32_t*)0x4000C000U) /**< (TC0) Channel Control Register … macro
/hal_atmel-3.6.0/asf/sam/include/same70b/instance/
Dtc0.h37 #define REG_TC0_CCR0 (0x4000C000) /**< (TC0) Channel Control Register (channel = 0) 0 */ macro
87 #define REG_TC0_CCR0 (*(__O uint32_t*)0x4000C000U) /**< (TC0) Channel Control Register … macro