Home
last modified time | relevance | path

Searched refs:mappings (Results 1 – 25 of 52) sorted by relevance

123

/Zephyr-latest/doc/kernel/memory_management/
Dvirtual_memory.rst59 * :kconfig:option:`CONFIG_KERNEL_DIRECT_MAP`: permits 1:1 mappings between
89 |..............| <- grows downward as more mappings are made
97 +--------------+ <- memory mappings start here
139 In general, most supported architectures set up the memory mappings at boot as
159 Caching modes for these mappings are architecture specific. They can be
162 Note that SoCs have their own additional mappings required to boot where
163 these mappings are defined under their own SoC configurations. These mappings
172 mappings must be aligned on page size and have finer access control.
/Zephyr-latest/scripts/ci/
Dupload_test_results_es.py256 mappings = {}
260 mappings = json.load(json_map)
262 mappings = {
285 es.indices.create(index=args.index, mappings=mappings, settings=settings)
/Zephyr-latest/kernel/
DKconfig.vm43 mappings (with potentially different permissions).
73 size of the virtual region for runtime memory mappings. This is needed
76 mappings. The kernel itself will be mapped in here as well at boot.
91 there isn't overlap with the existed mappings, it will reserve the
127 bool "Allow on-demand memory mappings"
131 When this is enabled, RAM-based memory mappings don't actually
159 all page frames via anonymous memory mappings.
/Zephyr-latest/snippets/xen_dom0/boards/
Drcar_h3ulcb_r8a77951_a57.overlay31 * (XEN) Allocating 1:1 mappings for dom0:
Drcar_salvator_xs.overlay31 * (XEN) Allocating 1:1 mappings for dom0:
Dqemu_cortex_a53.overlay35 * (XEN) Allocating 1:1 mappings for dom0:
Drcar_spider_s4_r8a779f0_a55.overlay33 * (XEN) Allocating 1:1 mappings for dom0:
/Zephyr-latest/doc/hardware/arch/
Dx86.rst83 memory mappings. This is useful for static mappings and/or device MMIO
118 Note that specifying additional memory mappings requires larger storage
/Zephyr-latest/arch/xtensa/core/
DREADME_MMU.txt15 "special" ways storing mappings under OS control. Some of these are
162 top-level "L1" page containing the mappings for the page table
181 double mappings.
200 unchangable mappings from the final 384M of memory to the bottom and
203 remaining memory space would be used for virtual mappings. This
215 data, and leave any existing mappings in place in the TLB using the
234 Note, obviously, that any change of the mappings within an ASID
262 notifying another CPU of changes to page mappings beyond doing
267 page table mappings in the system are set uncached. The OS makes no
/Zephyr-latest/doc/connectivity/networking/api/
Dtraffic-class.rst26 See :zephyr_file:`subsys/net/ip/net_tc.c` for details of how various mappings are done.
/Zephyr-latest/samples/drivers/led/lp5562/
DREADME.rst28 mappings used by this sample.
/Zephyr-latest/soc/mediatek/mt8xxx/
Dmtk_adsp_load.py59 def mappings(): function
226 mmio = mappings()
/Zephyr-latest/boards/actinius/icarus_som_dk/
Dactinius_icarus_som_dk_common.dtsi158 /* Include file with mappings and aliases for arduino compatibility */
/Zephyr-latest/boards/actinius/icarus/
Dactinius_icarus_common.dtsi169 /* Include file with mappings and aliases for feather compatibility */
/Zephyr-latest/arch/x86/
Dgen_mmu.py659 mappings = []
702 mappings.append(one_map)
705 for one_map in mappings:
/Zephyr-latest/boards/nxp/mimxrt685_evk/
Dmimxrt685_evk-pinctrl.dtsi122 * If your application requires more then the mappings are as follows
/Zephyr-latest/boards/contextualelectronics/abc/doc/
Dindex.rst121 Pins can be configured in the board pinctrl file. To see the available mappings,
/Zephyr-latest/boards/pjrc/teensy4/doc/
Dindex.rst92 Pin mappings from Teensy to MIMXRT1062 SoC.
/Zephyr-latest/doc/connectivity/networking/
Dqemu_user_setup.rst83 * As port mappings need to be defined before launching qemu, clients which use
/Zephyr-latest/soc/ite/ec/it8xxx2/
Dlinker.ld211 /* IT8xxx2 requires memory mappings be configured for execution
314 /* Claim RAM for ILM mappings; must be 4k-aligned and each mapping is 4k in
/Zephyr-latest/boards/96boards/stm32_sensor_mez/doc/
Dindex.rst110 The default USART mappings for the remaining ones are:
/Zephyr-latest/arch/x86/zefi/
DREADME.txt79 There is no protection against colliding mappings. We just assume
/Zephyr-latest/boards/ezurio/bl653_dvk/doc/
Dbl653_dvk.rst208 Pins can be configured in the board pinctrl file. To see the available mappings,
/Zephyr-latest/boards/raytac/mdbt50q_db_33/doc/
Dindex.rst187 Pins can be configured in the board pinctrl file. To see the available mappings,
/Zephyr-latest/boards/raytac/mdbt50q_db_40/doc/
Dindex.rst189 Pins can be configured in the board pinctrl file. To see the available mappings,

123