Home
last modified time | relevance | path

Searched refs:STM32_PLL_Q_DIVISOR (Results 1 – 7 of 7) sorted by relevance

/Zephyr-latest/drivers/clock_control/
Dclock_stm32f2_f4_f7.c112 pllq(STM32_PLL_Q_DIVISOR)); in config_pll_sysclock()
Dclock_stm32_ll_wba.c238 STM32_PLL_Q_DIVISOR); in stm32_clock_control_get_subsys_rate()
422 LL_RCC_PLL1_SetQ(STM32_PLL_Q_DIVISOR); in set_up_plls()
Dclock_stm32_ll_h5.c293 STM32_PLL_Q_DIVISOR); in stm32_clock_control_get_subsys_rate()
493 LL_RCC_PLL1_SetQ(STM32_PLL_Q_DIVISOR); in set_up_plls()
Dclock_stm32_ll_common.c417 STM32_PLL_Q_DIVISOR); in stm32_clock_control_get_subsys_rate()
600 MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ, pllq(STM32_PLL_Q_DIVISOR)); in set_up_plls()
Dclock_stm32_ll_u5.c309 STM32_PLL_Q_DIVISOR); in stm32_clock_control_get_subsys_rate()
578 LL_RCC_PLL1_SetQ(STM32_PLL_Q_DIVISOR); in set_up_plls()
Dclock_stm32_ll_h7.c567 STM32_PLL_Q_DIVISOR);
860 LL_RCC_PLL1_SetQ(STM32_PLL_Q_DIVISOR);
/Zephyr-latest/include/zephyr/drivers/clock_control/
Dstm32_clock_control.h172 #define STM32_PLL_Q_DIVISOR DT_PROP_OR(DT_NODELABEL(pll), div_q, 1) macro