Home
last modified time | relevance | path

Searched refs:STM32_PLL_M_DIVISOR (Results 1 – 10 of 10) sorted by relevance

/Zephyr-latest/drivers/clock_control/
Dclock_stm32f2_f4_f7.c103 pllm(STM32_PLL_M_DIVISOR), in config_pll_sysclock()
110 pllm(STM32_PLL_M_DIVISOR), in config_pll_sysclock()
Dclock_stm32g4.c66 pllm(STM32_PLL_M_DIVISOR), in config_pll_sysclock()
Dclock_stm32g0_u0.c62 pllm(STM32_PLL_M_DIVISOR), in config_pll_sysclock()
Dclock_stm32_ll_wba.c230 STM32_PLL_M_DIVISOR, in stm32_clock_control_get_subsys_rate()
236 STM32_PLL_M_DIVISOR, in stm32_clock_control_get_subsys_rate()
242 STM32_PLL_M_DIVISOR, in stm32_clock_control_get_subsys_rate()
403 r = get_vco_input_range(STM32_PLL_M_DIVISOR, &vco_input_range); in set_up_plls()
408 LL_RCC_PLL1_SetDivider(STM32_PLL_M_DIVISOR); in set_up_plls()
Dclock_stm32_ll_u5.c107 STM32_PLL_M_DIVISOR, in get_sysclk_frequency()
301 STM32_PLL_M_DIVISOR, in stm32_clock_control_get_subsys_rate()
307 STM32_PLL_M_DIVISOR, in stm32_clock_control_get_subsys_rate()
313 STM32_PLL_M_DIVISOR, in stm32_clock_control_get_subsys_rate()
477 tmp = MIN(tmp / STM32_PLL_M_DIVISOR / 8000000, 16); in set_epod_booster()
554 r = get_vco_input_range(STM32_PLL_M_DIVISOR, &vco_input_range, PLL1_ID); in set_up_plls()
559 LL_RCC_PLL1_SetDivider(STM32_PLL_M_DIVISOR); in set_up_plls()
Dclock_stm32l4_l5_wb_wl.c81 pllm(STM32_PLL_M_DIVISOR), in config_pll_sysclock()
Dclock_stm32_ll_h5.c102 STM32_PLL_M_DIVISOR, in get_sysclk_frequency()
285 STM32_PLL_M_DIVISOR, in stm32_clock_control_get_subsys_rate()
291 STM32_PLL_M_DIVISOR, in stm32_clock_control_get_subsys_rate()
297 STM32_PLL_M_DIVISOR, in stm32_clock_control_get_subsys_rate()
465 r = get_vco_input_range(STM32_PLL_M_DIVISOR, &vco_input_range, PLL1_ID); in set_up_plls()
472 LL_RCC_PLL1_SetM(STM32_PLL_M_DIVISOR); in set_up_plls()
Dclock_stm32_ll_h7.c74 STM32_PLL_M_DIVISOR,\
238 STM32_PLL_M_DIVISOR, in get_hclk_frequency()
559 STM32_PLL_M_DIVISOR,
565 STM32_PLL_M_DIVISOR,
571 STM32_PLL_M_DIVISOR,
578 STM32_PLL_M_DIVISOR,
834 r = get_vco_input_range(STM32_PLL_M_DIVISOR, &vco_input_range);
841 LL_RCC_PLL1_SetM(STM32_PLL_M_DIVISOR);
Dclock_stm32_ll_common.c407 STM32_PLL_M_DIVISOR, in stm32_clock_control_get_subsys_rate()
415 STM32_PLL_M_DIVISOR, in stm32_clock_control_get_subsys_rate()
423 STM32_PLL_M_DIVISOR, in stm32_clock_control_get_subsys_rate()
/Zephyr-latest/include/zephyr/drivers/clock_control/
Dstm32_clock_control.h167 #define STM32_PLL_M_DIVISOR DT_PROP(DT_NODELABEL(pll), div_m) macro
183 #define STM32_PLLI2S_M_DIVISOR STM32_PLL_M_DIVISOR