Home
last modified time | relevance | path

Searched refs:STM32_PLL2_ENABLED (Results 1 – 8 of 8) sorted by relevance

/Zephyr-latest/drivers/clock_control/
Dclock_stm32f1.c121 #if defined(STM32_PLL2_ENABLED)
Dclock_stm32_ll_common.h54 #if defined(STM32_PLL2_ENABLED)
Dclock_stm32_ll_h5.c302 #if defined(STM32_PLL2_ENABLED) in stm32_clock_control_get_subsys_rate()
431 #if defined(STM32_PLL_ENABLED) || defined(STM32_PLL2_ENABLED) || \ in set_up_plls()
510 #if defined(STM32_PLL2_ENABLED) in set_up_plls()
Dclock_stm32_ll_u5.c318 #if defined(STM32_PLL2_ENABLED) in stm32_clock_control_get_subsys_rate()
514 #if defined(STM32_PLL_ENABLED) || defined(STM32_PLL2_ENABLED) || \ in set_up_plls()
597 #if defined(STM32_PLL2_ENABLED) in set_up_plls()
Dclock_stm32_ll_n6.c89 #if defined(STM32_PLL2_ENABLED) in get_pllout_frequency()
164 ((src_clk == STM32_SRC_PLL2) && IS_ENABLED(STM32_PLL2_ENABLED)) || in enabled_clock()
659 #if defined(STM32_PLL2_ENABLED) in set_up_plls()
Dclock_stm32_ll_h7.c585 #if defined(STM32_PLL2_ENABLED)
769 #if defined(STM32_PLL_ENABLED) || defined(STM32_PLL2_ENABLED) || defined(STM32_PLL3_ENABLED)
881 #if defined(STM32_PLL2_ENABLED)
Dclock_stm32_ll_common.c231 if (!IS_ENABLED(STM32_PLL2_ENABLED)) { in enabled_clock()
573 #if defined(STM32_PLL2_ENABLED) in set_up_plls()
/Zephyr-latest/include/zephyr/drivers/clock_control/
Dstm32_clock_control.h202 #define STM32_PLL2_ENABLED 1 macro
256 #define STM32_PLL2_ENABLED 1 macro
270 #define STM32_PLL2_ENABLED 1 macro