Searched refs:Pin (Results 1 – 25 of 312) sorted by relevance
12345678910>>...13
| /Zephyr-latest/boards/nxp/mimxrt1160_evk/ |
| D | mimxrt1160_evk_mimxrt1166_cm7.dts | 52 gpio-map = <9 0 &gpio11 15 0>, /* Pin 9, RESETB */
53 <17 0 &gpio9 25 0>; /* Pin 17, PWDN */
67 gpio-map = <0 0 &gpio9 29 0>, /* Pin 1, LEDK */
68 <21 0 &gpio9 1 0>, /* Pin 21, RESET */
69 <22 0 &gpio9 4 0>, /* Pin 22, LPTE */
70 <26 0 &gpio6 4 0>, /* Pin 26, CTP_I2C SDA */
71 <27 0 &gpio6 5 0>, /* Pin 27, CTP_I2C SCL */
72 <28 0 &gpio9 0 0>, /* Pin 28, CTP_RST */
73 <29 0 &gpio2 31 0>, /* Pin 29, CTP_INT */
74 <32 0 &gpio11 16 0>, /* Pin 32, PWR_EN */
[all …]
|
| /Zephyr-latest/boards/nxp/mimxrt1170_evk/ |
| D | mimxrt1170_evk_mimxrt1176_cm7.dts | 53 gpio-map = <0 0 &gpio9 29 0>, /* Pin 1, LEDK */
54 <21 0 &gpio9 1 0>, /* Pin 21, RESET */
55 <22 0 &gpio9 4 0>, /* Pin 22, LPTE */
56 <26 0 &gpio6 4 0>, /* Pin 26, CTP_I2C SDA */
57 <27 0 &gpio6 5 0>, /* Pin 27, CTP_I2C SCL */
58 <28 0 &gpio9 0 0>, /* Pin 28, CTP_RST */
59 <29 0 &gpio2 31 0>, /* Pin 29, CTP_INT */
60 <32 0 &gpio11 16 0>, /* Pin 32, PWR_EN */
61 <34 0 &gpio9 29 0>; /* Pin 34, BL_PWM */
75 gpio-map = <9 0 &gpio11 15 0>, /* Pin 9, RESETB */
[all …]
|
| /Zephyr-latest/drivers/pinctrl/ |
| D | Kconfig.ifx_cat1 | 1 # Infineon CAT1 Pin controller configuration options
8 bool "Pin controller driver for Infineon CAT1 MCUs"
12 Enable Pin controller driver for Infineon CAT1 MCUs
|
| /Zephyr-latest/samples/drivers/i2c/rtio_loopback/boards/ |
| D | b_u585i_iot02a.overlay | 6 * Pin Hdr Pin Hdr
10 * Short Pin PB9 to PH5, and PB8 to PH4, for the test to pass.
|
| /Zephyr-latest/tests/drivers/i2c/i2c_target_api/boards/ |
| D | nucleo_f429zi.overlay | 6 * Pin Hdr Pin Hdr
10 * Short Pin PB9 to PB11, and PB8 to PB10, for the test to pass.
|
| D | nucleo_l073rz.overlay | 6 * Pin Hdr Pin Hdr
10 * Short Pin PB9 to PB11, and PB8 to PB10, for the test to pass.
|
| D | nucleo_f207zg.overlay | 6 * Pin Hdr Pin Hdr
10 * Short Pin PB9 to PB11, and PB8 to PB10, for the test to pass.
|
| D | nucleo_f401re.overlay | 6 * Pin Hdr Pin Hdr
10 * Short Pin PB9 to PC9, and PB8 to PA8, for the test to pass.
|
| D | stm32f3_disco.overlay | 6 * Pin Hdr Pin Hdr
10 * Short Pin PB7 to PA10, and PB6 to PA9, for the test to pass.
|
| D | nucleo_g071rb.overlay | 9 * Pin Hdr Pin Hdr
13 * Short Pin PB9 to PA12, and PB8 to PA11, for the test to pass.
|
| D | stm32u083c_dk.overlay | 9 * Pin Hdr Pin Hdr
13 * Short Pin PA10 to PA6, and PA9 to PA7, for the test to pass.
|
| D | b_u585i_iot02a.overlay | 6 * Pin Hdr Pin Hdr
10 * Short Pin PB9 to PH5, and PB8 to PH4, for the test to pass.
|
| D | nucleo_f746zg.overlay | 9 * Pin Hdr Pin Hdr
13 * Short Pin PB9 to PB11, and PB8 to PB10, for the test to pass.
|
| D | nucleo_g474re.overlay | 6 * Pin Hdr Pin Hdr
10 * Short Pin PB9 to PC9, and PB8 to PC8, for the test to pass.
|
| D | nucleo_l152re.overlay | 6 * Pin Hdr Pin Hdr
10 * Short Pin PB9 to PB11, and PB8 to PB10, for the test to pass.
|
| D | stm32h573i_dk.overlay | 9 * Pin Hdr Pin Hdr
13 * Short Pin PB7 to PB11, and PB6 to PB10, for the test to pass.
|
| D | nucleo_wl55jc.overlay | 6 * Pin Hdr Pin Hdr
10 * Short Pin PA11 to PB14, and PA12 to PB13, for the test to pass.
|
| D | nucleo_u083rc.overlay | 9 * Pin Hdr Pin Hdr
13 * Short Pin PB9 to PA6, and PB8 to PA7, for the test to pass.
|
| D | nucleo_wb55rg.overlay | 6 * Pin Hdr Pin Hdr
10 * Short Pin PB9 to PA7, and PB8 to PB14, for the test to pass.
|
| D | nucleo_h563zi.overlay | 9 * Pin Hdr Pin Hdr
13 * Short Pin PB9 to PB11, and PB8 to PB10, for the test to pass.
|
| D | nucleo_f091rc.overlay | 6 * Pin Hdr Pin Hdr
10 * Short Pin PB9 to PA12, and PB8 to PA11, for the test to pass.
|
| /Zephyr-latest/samples/subsys/usb_c/source/boards/ |
| D | stm32g081b_eval.overlay | 26 /* Pin D3 is used to enable VBUS Source */
32 /* Pin A1 is used for DCDC_EN */
38 /* Pin D4 enables VCONN on CC1 */
44 /* Pin B9 enables VCONN on CC2 */
58 /* Pin B13 is used to control VBUS Discharge for Port1 */
|
| /Zephyr-latest/tests/drivers/gpio/gpio_basic_api/boards/ |
| D | native_sim.overlay | 10 out-gpios = <&gpio0 0 0>; /* Pin 0 */
11 in-gpios = <&gpio0 1 0>; /* Pin 1 */
|
| /Zephyr-latest/boards/olimex/stm32_e407/doc/ |
| D | index.rst | 42 Pin Mapping
69 | PIN # | Signal Name | Pin # | Signal Name |
124 | Pin | Signal Name | STM32F407 Pin# |
142 | Pin | Signal Name | STM32F407 Pin# |
160 | Pin | Signal Name | STM32F407 Pin# |
182 | Pin | Signal Name | STM32F407 Pin# |
204 | PIN # | Signal Name | Pin # | Signal Name |
230 | PIN # | Signal Name | Pin # | Signal Name |
256 | PIN # | Signal Name | Pin # | Signal Name |
282 | PIN # | Signal Name | Pin # | Signal Name |
|
| /Zephyr-latest/boards/olimex/stm32_h407/doc/ |
| D | index.rst | 44 Pin Mapping
71 | PIN # | Signal Name | Pin # | Signal Name |
126 | Pin | Signal Name | STM32F407 Pin# |
144 | Pin | Signal Name | STM32F407 Pin# |
162 | Pin | Signal Name | STM32F407 Pin# |
184 | Pin | Signal Name | STM32F407 Pin# |
206 | PIN # | Signal Name | Pin # | Signal Name |
232 | PIN # | Signal Name | Pin # | Signal Name |
258 | PIN # | Signal Name | Pin # | Signal Name |
284 | PIN # | Signal Name | Pin # | Signal Name |
|
12345678910>>...13
