Home
last modified time | relevance | path

Searched refs:MT_NS (Results 1 – 10 of 10) sorted by relevance

/Zephyr-latest/soc/nxp/imx/imx9/imx93/a55/
Dmmu_regions.c15 MT_DEVICE_nGnRnE | MT_P_RW_U_NA | MT_NS),
19 MT_DEVICE_nGnRnE | MT_P_RW_U_NA | MT_NS),
22 MT_DEVICE_nGnRnE | MT_P_RW_U_NA | MT_NS),
26 MT_DEVICE_nGnRnE | MT_P_RW_U_NA | MT_NS),
30 MT_DEVICE_nGnRnE | MT_P_RW_U_NA | MT_NS),
33 (MT_DEVICE_nGnRnE | MT_P_RW_U_NA | MT_NS))
36 (MT_DEVICE_nGnRnE | MT_P_RW_U_NA | MT_NS))
41 MT_DEVICE_nGnRnE | MT_P_RW_U_NA | MT_NS),
44 DT_REG_SIZE(DT_NODELABEL(outbox)), MT_NORMAL | MT_P_RW_U_NA | MT_NS),
47 DT_REG_SIZE(DT_NODELABEL(inbox)), MT_NORMAL | MT_P_RW_U_NA | MT_NS),
[all …]
/Zephyr-latest/soc/nxp/imx/imx8m/a53/
Dmmu_regions.c16 MT_DEVICE_nGnRnE | MT_P_RW_U_NA | MT_NS),
21 MT_DEVICE_nGnRnE | MT_P_RW_U_NA | MT_NS),
26 MT_DEVICE_nGnRnE | MT_P_RW_U_NA | MT_NS),
31 MT_DEVICE_nGnRnE | MT_P_RW_U_NA | MT_NS),
36 MT_DEVICE_nGnRnE | MT_P_RW_U_NA | MT_NS),
41 MT_DEVICE_nGnRnE | MT_P_RW_U_NA | MT_NS),
44 (MT_DEVICE_nGnRnE | MT_P_RW_U_NA | MT_NS))
/Zephyr-latest/soc/nxp/imx/imx9/imx95/a55/
Dmmu_regions.c15 MT_DEVICE_nGnRnE | MT_P_RW_U_NA | MT_NS),
19 MT_DEVICE_nGnRnE | MT_P_RW_U_NA | MT_NS),
22 (MT_DEVICE_nGnRnE | MT_P_RW_U_NA | MT_NS))
25 (MT_DEVICE_nGnRnE | MT_P_RW_U_NA | MT_NS))
/Zephyr-latest/soc/xen/
Dmmu_regions.c15 MT_DEVICE_nGnRnE | MT_P_RW_U_NA | MT_NS),
20 MT_DEVICE_nGnRnE | MT_P_RW_U_NA | MT_NS),
/Zephyr-latest/soc/renesas/rcar/rcar_gen3/
Dmmu_regions.c14 MT_DEVICE_nGnRnE | MT_RW | MT_NS),
19 MT_DEVICE_nGnRnE | MT_RW | MT_NS),
/Zephyr-latest/soc/renesas/rcar/rcar_gen4/a55/
Dmmu_regions.c14 MT_DEVICE_nGnRnE | MT_RW | MT_NS),
19 MT_DEVICE_nGnRnE | MT_RW | MT_NS),
/Zephyr-latest/soc/rockchip/rk3568/
Dmmu_regions.c17 MT_DEVICE_nGnRnE | MT_P_RW_U_RW | MT_NS),
22 MT_DEVICE_nGnRnE | MT_P_RW_U_RW | MT_NS),
/Zephyr-latest/soc/ti/k3/am6x/a53/
Dmmu_regions.c16 MT_DEVICE_nGnRnE | MT_P_RW_U_NA | MT_NS),
21 MT_DEVICE_nGnRnE | MT_P_RW_U_NA | MT_NS),
/Zephyr-latest/include/zephyr/arch/arm64/
Darm_mmu.h67 #define MT_NS (1U << MT_SEC_SHIFT) macro
91 #define MT_DEFAULT_SECURE_STATE MT_NS
/Zephyr-latest/arch/arm64/core/
Dmmu.c663 desc |= (attrs & MT_NS) ? PTE_BLOCK_DESC_NS : 0; in get_region_desc()