Searched refs:MCO2_SEL (Results 1 – 10 of 10) sorted by relevance
/Zephyr-latest/samples/boards/st/mco/boards/ |
D | nucleo_f429zi.overlay | 27 clocks = <&rcc STM32_SRC_HSE MCO2_SEL(MCO_SEL_HSE)>;
|
D | stm32f746g_disco.overlay | 30 clocks = <&rcc STM32_SRC_HSE MCO2_SEL(MCO2_SEL_HSE)>;
|
D | nucleo_f411re.overlay | 25 clocks = <&rcc STM32_SRC_PLLI2S_R MCO2_SEL(1)>;
|
D | nucleo_f446ze.overlay | 25 clocks = <&rcc STM32_SRC_PLLI2S_R MCO2_SEL(1)>;
|
/Zephyr-latest/include/zephyr/dt-bindings/clock/ |
D | stm32f4_clock.h | 84 #define MCO2_SEL(val) STM32_MCO_CFGR(val, 0x3, 30, CFGR_REG) macro
|
D | stm32c0_clock.h | 81 #define MCO2_SEL(val) STM32_MCO_CFGR(val, 0x7, 16, CFGR1_REG) macro
|
D | stm32f7_clock.h | 83 #define MCO2_SEL(val) STM32_MCO_CFGR(val, 0x3, 30, CFGR_REG) macro
|
D | stm32h7rs_clock.h | 137 #define MCO2_SEL(val) STM32_MCO_CFGR(val, 0x7, 29, CFGR_REG) macro
|
D | stm32h7_clock.h | 141 #define MCO2_SEL(val) STM32_MCO_CFGR(val, 0xF, 29, CFGR_REG) macro
|
D | stm32h5_clock.h | 156 #define MCO2_SEL(val) STM32_MCO_CFGR(val, 0x7, 25, CFGR1_REG) macro
|