/Zephyr-latest/drivers/timer/ |
D | litex_timer.c | 18 #define TIMER_LOAD_ADDR DT_INST_REG_ADDR_BY_NAME(0, load) 19 #define TIMER_RELOAD_ADDR DT_INST_REG_ADDR_BY_NAME(0, reload) 20 #define TIMER_EN_ADDR DT_INST_REG_ADDR_BY_NAME(0, en) 21 #define TIMER_UPDATE_VALUE_ADDR DT_INST_REG_ADDR_BY_NAME(0, update_value) 22 #define TIMER_VALUE_ADDR DT_INST_REG_ADDR_BY_NAME(0, value) 23 #define TIMER_EV_STATUS_ADDR DT_INST_REG_ADDR_BY_NAME(0, ev_status) 24 #define TIMER_EV_PENDING_ADDR DT_INST_REG_ADDR_BY_NAME(0, ev_pending) 25 #define TIMER_EV_ENABLE_ADDR DT_INST_REG_ADDR_BY_NAME(0, ev_enable) 26 #define TIMER_UPTIME_LATCH_ADDR DT_INST_REG_ADDR_BY_NAME(0, uptime_latch) 27 #define TIMER_UPTIME_CYCLES_ADDR DT_INST_REG_ADDR_BY_NAME(0, uptime_cycles)
|
D | npcx_itim_timer.c | 65 DT_INST_REG_ADDR_BY_NAME(0, sys_itim); 67 DT_INST_REG_ADDR_BY_NAME(0, evt_itim);
|
/Zephyr-latest/drivers/ethernet/ |
D | eth_litex_liteeth.c | 305 DT_INST_REG_ADDR_BY_NAME_OR(n, rx_buffers, (DT_INST_REG_ADDR_BY_NAME(n, buffers))) 309 (DT_INST_REG_ADDR_BY_NAME(n, buffers) + \ 330 .rx_slot_addr = DT_INST_REG_ADDR_BY_NAME(n, rx_slot), \ 331 .rx_length_addr = DT_INST_REG_ADDR_BY_NAME(n, rx_length), \ 332 .rx_ev_pending_addr = DT_INST_REG_ADDR_BY_NAME(n, rx_ev_pending), \ 333 .rx_ev_enable_addr = DT_INST_REG_ADDR_BY_NAME(n, rx_ev_enable), \ 334 .tx_start_addr = DT_INST_REG_ADDR_BY_NAME(n, tx_start), \ 335 .tx_ready_addr = DT_INST_REG_ADDR_BY_NAME(n, tx_ready), \ 336 .tx_slot_addr = DT_INST_REG_ADDR_BY_NAME(n, tx_slot), \ 337 .tx_length_addr = DT_INST_REG_ADDR_BY_NAME(n, tx_length), \ [all …]
|
/Zephyr-latest/tests/kernel/device/src/ |
D | mmio_multireg.c | 78 zassert_equal(rom_chip->phys_addr, DT_INST_REG_ADDR_BY_NAME(0, chip), in ZTEST() 82 zassert_equal(rom_dale->phys_addr, DT_INST_REG_ADDR_BY_NAME(0, dale), in ZTEST() 87 zassert_equal(rom_chip->addr, DT_INST_REG_ADDR_BY_NAME(0, chip), in ZTEST() 90 zassert_equal(rom_dale->addr, DT_INST_REG_ADDR_BY_NAME(0, dale), in ZTEST()
|
/Zephyr-latest/drivers/pwm/ |
D | pwm_litex.c | 73 .reg_en = DT_INST_REG_ADDR_BY_NAME(n, enable), \ 74 .reg_width = DT_INST_REG_ADDR_BY_NAME(n, width), \ 75 .reg_period = DT_INST_REG_ADDR_BY_NAME(n, period), \
|
/Zephyr-latest/drivers/serial/ |
D | uart_litex.c | 358 .rxtx_addr = DT_INST_REG_ADDR_BY_NAME(n, rxtx), \ 359 .txfull_addr = DT_INST_REG_ADDR_BY_NAME(n, txfull), \ 360 .rxempty_addr = DT_INST_REG_ADDR_BY_NAME(n, rxempty), \ 361 .ev_status_addr = DT_INST_REG_ADDR_BY_NAME(n, ev_status), \ 362 .ev_pending_addr = DT_INST_REG_ADDR_BY_NAME(n, ev_pending), \ 363 .ev_enable_addr = DT_INST_REG_ADDR_BY_NAME(n, ev_enable), \ 364 .txempty_addr = DT_INST_REG_ADDR_BY_NAME(n, txempty), \ 365 .rxfull_addr = DT_INST_REG_ADDR_BY_NAME(n, rxfull), \
|
/Zephyr-latest/drivers/watchdog/ |
D | wdt_litex.c | 218 .control_addr = DT_INST_REG_ADDR_BY_NAME(n, control), \ 219 .cycles_addr = DT_INST_REG_ADDR_BY_NAME(n, cycles), \ 221 .remaining_addr = DT_INST_REG_ADDR_BY_NAME(n, remaining), \ 222 .ev_status_addr = DT_INST_REG_ADDR_BY_NAME(n, ev_status), \ 223 .ev_pending_addr = DT_INST_REG_ADDR_BY_NAME(n, ev_pending), \ 224 .ev_enable_addr = DT_INST_REG_ADDR_BY_NAME(n, ev_enable), \
|
/Zephyr-latest/drivers/bbram/ |
D | npcx.h | 35 .base_addr = DT_INST_REG_ADDR_BY_NAME(inst, memory), \ 37 .status_reg_addr = DT_INST_REG_ADDR_BY_NAME(inst, status), \
|
/Zephyr-latest/drivers/spi/ |
D | spi_litex.c | 243 .control_addr = DT_INST_REG_ADDR_BY_NAME(n, control), \ 244 .status_addr = DT_INST_REG_ADDR_BY_NAME(n, status), \ 245 .mosi_addr = DT_INST_REG_ADDR_BY_NAME(n, mosi), \ 246 .miso_addr = DT_INST_REG_ADDR_BY_NAME(n, miso), \ 247 .cs_addr = DT_INST_REG_ADDR_BY_NAME(n, cs), \ 248 .loopback_addr = DT_INST_REG_ADDR_BY_NAME(n, loopback), \
|
D | spi_litex_litespi.c | 265 .core_master_cs_addr = DT_INST_REG_ADDR_BY_NAME(n, core_master_cs), \ 266 .core_master_phyconfig_addr = DT_INST_REG_ADDR_BY_NAME(n, core_master_phyconfig), \ 267 .core_master_rxtx_addr = DT_INST_REG_ADDR_BY_NAME(n, core_master_rxtx), \ 269 .core_master_status_addr = DT_INST_REG_ADDR_BY_NAME(n, core_master_status), \
|
/Zephyr-latest/drivers/pinctrl/ |
D | pinctrl_b91.c | 24 #define reg_gpio_en(pin) (*(volatile uint8_t *)((uint32_t)DT_INST_REG_ADDR_BY_NAME(0, gpio_en) + \ 43 #define reg_pin_mux(pin) (*(volatile uint8_t *)((uint32_t)DT_INST_REG_ADDR_BY_NAME(0, pin_mux) + \ 65 #define reg_pull_up_en(pin) ((uint8_t)(DT_INST_REG_ADDR_BY_NAME(0, pull_up_en) + \
|
D | pinctrl_silabs_dbus.c | 25 enable_reg = DT_INST_REG_ADDR_BY_NAME(0, abus) + in pinctrl_configure_pins() 36 enable_reg = DT_INST_REG_ADDR_BY_NAME(0, dbus) + in pinctrl_configure_pins()
|
D | pinctrl_numaker.c | 13 #define MFP_BASE DT_INST_REG_ADDR_BY_NAME(0, mfp) 14 #define MFOS_BASE DT_INST_REG_ADDR_BY_NAME(0, mfos)
|
D | pinctrl_numicro.c | 26 #define REG_MFP(port, pin) (*(volatile uint32_t *)((uint32_t)DT_INST_REG_ADDR_BY_NAME(0, mfp) + \ 30 #define REG_MFOS(port) (*(volatile uint32_t *)((uint32_t)DT_INST_REG_ADDR_BY_NAME(0, mfos) + \
|
/Zephyr-latest/drivers/gpio/ |
D | gpio_kscan_ite_it8xxx2.c | 238 .reg_ksi_kso_goen = (uint8_t *)DT_INST_REG_ADDR_BY_NAME(inst, goen), \ 239 .reg_ksi_kso_gctrl = (uint8_t *)DT_INST_REG_ADDR_BY_NAME(inst, gctrl), \ 240 .reg_ksi_kso_gdat = (uint8_t *)DT_INST_REG_ADDR_BY_NAME(inst, gdat), \ 241 .reg_ksi_kso_gdmr = (uint8_t *)DT_INST_REG_ADDR_BY_NAME(inst, gdmr), \ 242 .reg_ksi_kso_gpod = (uint8_t *)DT_INST_REG_ADDR_BY_NAME(inst, gpod), \
|
D | gpio_litex.c | 323 .ev_mode_addr = DT_INST_REG_ADDR_BY_NAME(n, irq_mode), \ 324 .ev_edge_addr = DT_INST_REG_ADDR_BY_NAME(n, irq_edge), \ 325 .ev_pending_addr = DT_INST_REG_ADDR_BY_NAME(n, irq_pend), \ 326 .ev_enable_addr = DT_INST_REG_ADDR_BY_NAME(n, irq_en), \
|
D | gpio_smartbond.c | 407 DT_INST_REG_ADDR_BY_NAME(id, data), \ 408 .mode_regs = (volatile uint32_t *)DT_INST_REG_ADDR_BY_NAME(id, mode), \ 410 DT_INST_REG_ADDR_BY_NAME(id, latch), \ 412 DT_INST_REG_ADDR_BY_NAME(id, wkup), \
|
/Zephyr-latest/drivers/interrupt_controller/ |
D | intc_vexriscv_litex.c | 16 #define IRQ_MASK DT_INST_REG_ADDR_BY_NAME(0, irq_mask) 17 #define IRQ_PENDING DT_INST_REG_ADDR_BY_NAME(0, irq_pending)
|
D | intc_xmc4xxx.c | 220 (XMC_ERU_t *)DT_INST_REG_ADDR_BY_NAME(0, eru0), 221 (XMC_ERU_t *)DT_INST_REG_ADDR_BY_NAME(0, eru1),
|
/Zephyr-latest/soc/litex/litex_vexriscv/ |
D | reboot.c | 13 #define LITEX_CTRL_RESET DT_INST_REG_ADDR_BY_NAME(0, reset)
|
/Zephyr-latest/drivers/pinctrl/renesas/rz/ |
D | pinctrl_rzt2m.c | 13 #define PORT_NSR DT_INST_REG_ADDR_BY_NAME(0, port_nsr) 14 #define PTADR DT_INST_REG_ADDR_BY_NAME(0, ptadr)
|
/Zephyr-latest/drivers/i2c/ |
D | i2c_litex.c | 153 .write_addr = DT_INST_REG_ADDR_BY_NAME(n, write), \ 154 .read_addr = DT_INST_REG_ADDR_BY_NAME(n, read), \
|
/Zephyr-latest/drivers/mdio/ |
D | mdio_litex_liteeth.c | 162 .w_addr = DT_INST_REG_ADDR_BY_NAME(inst, mdio_w), \ 163 .r_addr = DT_INST_REG_ADDR_BY_NAME(inst, mdio_r), \
|
/Zephyr-latest/drivers/espi/ |
D | host_subs_npcx.c | 170 .inst_mswc = (struct mswc_reg *)DT_INST_REG_ADDR_BY_NAME(0, mswc), 171 .inst_shm = (struct shm_reg *)DT_INST_REG_ADDR_BY_NAME(0, shm), 172 .inst_c2h = (struct c2h_reg *)DT_INST_REG_ADDR_BY_NAME(0, c2h), 173 .inst_kbc = (struct kbc_reg *)DT_INST_REG_ADDR_BY_NAME(0, kbc), 174 .inst_pm_acpi = (struct pmch_reg *)DT_INST_REG_ADDR_BY_NAME(0, pm_acpi), 175 .inst_pm_hcmd = (struct pmch_reg *)DT_INST_REG_ADDR_BY_NAME(0, pm_hcmd),
|
/Zephyr-latest/drivers/clock_control/ |
D | clock_control_npcx.c | 258 .base_cdcg = DT_INST_REG_ADDR_BY_NAME(0, cdcg), 259 .base_pmc = DT_INST_REG_ADDR_BY_NAME(0, pmc),
|