Home
last modified time | relevance | path

Searched refs:DT_INST_REG_ADDR (Results 1 – 25 of 543) sorted by relevance

12345678910>>...22

/Zephyr-latest/drivers/timer/
Driscv_machine_timer.c20 #define MTIME_REG DT_INST_REG_ADDR(0)
21 #define MTIMECMP_REG (DT_INST_REG_ADDR(0) + 8)
27 #define MTIME_REG DT_INST_REG_ADDR(0)
28 #define MTIMECMP_REG (DT_INST_REG_ADDR(0) + 8)
34 #define MTIME_REG DT_INST_REG_ADDR(0)
35 #define MTIMECMP_REG (DT_INST_REG_ADDR(0) + 8)
41 #define MTIME_REG (DT_INST_REG_ADDR(0) + 0xbff8U)
42 #define MTIMECMP_REG (DT_INST_REG_ADDR(0) + 0x4000U)
48 #define MTIME_REG DT_INST_REG_ADDR(0)
49 #define MTIMECMP_REG (DT_INST_REG_ADDR(0) + 8)
[all …]
/Zephyr-latest/tests/kernel/device/src/
Dmmio.c84 zassert_equal(rom->phys_addr, DT_INST_REG_ADDR(0), "bad phys_addr"); in ZTEST()
91 zassert_equal(rom->addr, DT_INST_REG_ADDR(0), "bad addr"); in ZTEST()
176 zassert_equal(rom_corge->phys_addr, DT_INST_REG_ADDR(1), in ZTEST()
180 zassert_equal(rom_grault->phys_addr, DT_INST_REG_ADDR(2), in ZTEST()
185 zassert_equal(rom_corge->addr, DT_INST_REG_ADDR(1), in ZTEST()
188 zassert_equal(rom_grault->addr, DT_INST_REG_ADDR(2), in ZTEST()
238 zassert_equal(rom_foo3->phys_addr, DT_INST_REG_ADDR(3), in ZTEST()
242 zassert_equal(rom_foo4->phys_addr, DT_INST_REG_ADDR(4), in ZTEST()
247 zassert_equal(rom_foo3->addr, DT_INST_REG_ADDR(3), in ZTEST()
250 zassert_equal(rom_foo4->addr, DT_INST_REG_ADDR(4), in ZTEST()
/Zephyr-latest/drivers/serial/
Duart_cmsdk_apb.c485 .uart = (volatile struct uart_cmsdk_apb *)DT_INST_REG_ADDR(0),
495 .device = DT_INST_REG_ADDR(0),},
497 .device = DT_INST_REG_ADDR(0),},
499 .device = DT_INST_REG_ADDR(0),},
550 .uart = (volatile struct uart_cmsdk_apb *)DT_INST_REG_ADDR(1),
560 .device = DT_INST_REG_ADDR(1),},
562 .device = DT_INST_REG_ADDR(1),},
564 .device = DT_INST_REG_ADDR(1),},
615 .uart = (volatile struct uart_cmsdk_apb *)DT_INST_REG_ADDR(2),
625 .device = DT_INST_REG_ADDR(2),},
[all …]
Duart_cc13xx_cc26xx.c407 if (config->reg == DT_INST_REG_ADDR(0)) { in postNotifyFxn()
439 if (config->reg == DT_INST_REG_ADDR(0)) { in uart_cc13xx_cc26xx_pm_action()
453 if (config->reg == DT_INST_REG_ADDR(0)) { in uart_cc13xx_cc26xx_pm_action()
502 if (DT_INST_REG_ADDR(n) == 0x40001000) { \
519 if (DT_INST_REG_ADDR(n) == 0x40001000) { \
611 .reg = DT_INST_REG_ADDR(n), \
/Zephyr-latest/drivers/hwinfo/
Dhwinfo_mcux_src_rev2.c47 uint32_t reason = SRC_GetResetStatusFlags((SRC_Type *)DT_INST_REG_ADDR(0)); in z_impl_hwinfo_get_reset_cause()
81 uint32_t reason = SRC_GetResetStatusFlags((SRC_Type *)DT_INST_REG_ADDR(0)); in z_impl_hwinfo_clear_reset_cause()
83 SRC_ClearGlobalSystemResetStatus((SRC_Type *)DT_INST_REG_ADDR(0), reason); in z_impl_hwinfo_clear_reset_cause()
Dhwinfo_litex.c17 uint32_t addr = DT_INST_REG_ADDR(0); in z_impl_hwinfo_get_device_id()
18 ssize_t end = MIN(length, DT_INST_REG_ADDR(0) / 4 * in z_impl_hwinfo_get_device_id()
Dhwinfo_sam_rstc.c20 uint32_t reason = ((Rstc *)DT_INST_REG_ADDR(0))->RSTC_SR & RSTC_SR_RSTTYP_Msk; in z_impl_hwinfo_get_reset_cause()
58 Rstc *regs = (Rstc *)DT_INST_REG_ADDR(0); in hwinfo_rstc_init()
Dhwinfo_psoc6.c19 uint8_t *uid_addr = (uint8_t *) DT_INST_REG_ADDR(0); in z_impl_hwinfo_get_device_id()
Dhwinfo_sam4l.c17 uint8_t *uid_addr = (uint8_t *) DT_INST_REG_ADDR(0); in z_impl_hwinfo_get_device_id()
Dhwinfo_mcux_src.c22 uint32_t reason = SRC_GetResetStatusFlags((SRC_Type *)DT_INST_REG_ADDR(0)); in z_impl_hwinfo_get_reset_cause()
104 SRC_ClearResetStatusFlags((SRC_Type *)DT_INST_REG_ADDR(0), reason); in z_impl_hwinfo_clear_reset_cause()
Dhwinfo_mcux_syscon.c21 volatile const uint32_t * const uid_addr = (uint32_t *) DT_INST_REG_ADDR(0); in z_impl_hwinfo_get_device_id()
/Zephyr-latest/drivers/counter/
Dtimer_dtmr_cmsdk_apb.c170 ((volatile struct dualtimer_cmsdk_apb *)DT_INST_REG_ADDR(inst))
187 .device = DT_INST_REG_ADDR(inst),}, \
190 .device = DT_INST_REG_ADDR(inst),}, \
193 .device = DT_INST_REG_ADDR(inst),}, \
Dtimer_tmr_cmsdk_apb.c179 .timer = ((volatile struct timer_cmsdk_apb *)DT_INST_REG_ADDR(inst)), \
182 .device = DT_INST_REG_ADDR(inst),}, \
184 .device = DT_INST_REG_ADDR(inst),}, \
186 .device = DT_INST_REG_ADDR(inst),}, \
/Zephyr-latest/drivers/spi/
Dspi_cc13xx_cc26xx.c212 if (config->base == DT_INST_REG_ADDR(0)) { in spi_cc13xx_cc26xx_pm_action()
223 if (config->base == DT_INST_REG_ADDR(0)) { in spi_cc13xx_cc26xx_pm_action()
250 if (DT_INST_REG_ADDR(n) == 0x40000000) { \
262 if (DT_INST_REG_ADDR(n) == 0x40000000) { \
324 .base = DT_INST_REG_ADDR(n), \
/Zephyr-latest/drivers/dai/nxp/sai/
Dsai.h95 FSL_FEATURE_SAI_FIFO_COUNTn(UINT_TO_I2S(DT_INST_REG_ADDR(inst))) / 2)
103 FSL_FEATURE_SAI_FIFO_COUNTn(UINT_TO_I2S(DT_INST_REG_ADDR(inst))) / 2)
107 POINTER_TO_UINT(&(UINT_TO_I2S(DT_INST_REG_ADDR(inst))->TDR[idx]))
111 POINTER_TO_UINT(&(UINT_TO_I2S(DT_INST_REG_ADDR(inst))->RDR[idx]))
115 FSL_FEATURE_SAI_FIFO_COUNTn(UINT_TO_I2S(DT_INST_REG_ADDR(inst)))
123 FSL_FEATURE_SAI_TX_DMA_MUXn(UINT_TO_I2S(DT_INST_REG_ADDR(inst)))
127 FSL_FEATURE_SAI_RX_DMA_MUXn(UINT_TO_I2S(DT_INST_REG_ADDR(inst)))
152 FSL_FEATURE_SAI_CHANNEL_COUNTn(UINT_TO_I2S(DT_INST_REG_ADDR(inst)))
/Zephyr-latest/drivers/gpio/
Dgpio_cmsdk_ahb.c267 .port = ((volatile struct gpio_cmsdk_ahb *)DT_INST_REG_ADDR(n)),\
270 .device = DT_INST_REG_ADDR(n),}, \
272 .device = DT_INST_REG_ADDR(n),}, \
274 .device = DT_INST_REG_ADDR(n),}, \
/Zephyr-latest/drivers/bbram/
Dit8xxx2.h31 .base_addr = DT_INST_REG_ADDR(inst), \
/Zephyr-latest/drivers/pinctrl/
Dpinctrl_xlnx_zynqmp.c15 static mm_reg_t base = DT_INST_REG_ADDR(0);
Dpinctrl_ti_cc32xx.c33 sys_write32(pincfg & MEM_GPIO_PAD_CONFIG_MSK, DT_INST_REG_ADDR(0) + (pin2pad[pin] << 2U)); in pinctrl_configure_pin()
/Zephyr-latest/drivers/interrupt_controller/
Dintc_renesas_ra_icu.c16 #define IELSRn_REG(n) (DT_INST_REG_ADDR(0) + IELSRn_OFFSET + (n * 4))
17 #define IRQCRi_REG(i) (DT_INST_REG_ADDR(0) + IRQCRi_OFFSET + (i))
/Zephyr-latest/drivers/entropy/
Dentropy_litex.c17 #define PRBS_STATUS DT_INST_REG_ADDR(0)
Dentropy_mcux_rng.c38 .base = (RNG_Type *)DT_INST_REG_ADDR(0)
/Zephyr-latest/soc/nxp/s32/common/
Dmc_rgm.c60 #define REG_READ(r) sys_read32((mem_addr_t)(DT_INST_REG_ADDR(0) + (r)))
61 #define REG_WRITE(r, v) sys_write32((v), (mem_addr_t)(DT_INST_REG_ADDR(0) + (r)))
/Zephyr-latest/drivers/ethernet/eth_nxp_enet_qos/
Deth_nxp_enet_qos.c37 .base = (enet_qos_t *)DT_INST_REG_ADDR(n), \
/Zephyr-latest/drivers/dai/intel/hda/
Dhda.c147 .dai_index = DT_INST_REG_ADDR(n), \
150 .index = DT_INST_REG_ADDR(n) \

12345678910>>...22