Searched +full:volt +full:- +full:sel (Results 1 – 10 of 10) sorted by relevance
/Zephyr-latest/dts/riscv/ite/ |
D | it81xx2.dtsi | 4 * SPDX-License-Identifier: Apache-2.0 11 gpiogcr: gpio-gcr@f01600 { 12 compatible = "ite,it8xxx2-gpiogcr"; 17 compatible = "ite,it8xxx2-gpiokscan"; 23 reg-names = "goen", "gctrl", "gdat", "gdmr", "gpod"; 25 gpio-controller; 26 #gpio-cells = <2>; 30 compatible = "ite,it8xxx2-gpiokscan"; 36 reg-names = "goen", "gctrl", "gdat", "gdmr", "gpod"; 38 gpio-controller; [all …]
|
D | it82xx2.dtsi | 4 * SPDX-License-Identifier: Apache-2.0 12 compatible = "mmio-sram"; 16 intc: interrupt-controller@f03f00 { 17 compatible = "ite,it8xxx2-intc-v2"; 18 #address-cells = <0>; 19 #interrupt-cells = <2>; 20 interrupt-controller; 25 compatible = "ite,it8xxx2-watchdog"; 29 interrupt-parent = <&intc>; 32 gpiogcr: gpio-gcr@f03e00 { [all …]
|
/Zephyr-latest/dts/bindings/pinctrl/ |
D | ite,it8xxx2-pinctrl-func.yaml | 2 # SPDX-License-Identifier: Apache-2.0 6 compatible: "ite,it8xxx2-pinctrl-func" 11 func3-gcr: 14 func3-en-mask: 17 func3-ext: 21 the setting of func3-gcr, some pins require external setting. 23 func3-ext-mask: 26 func4-gcr: 29 func4-en-mask: 32 volt-sel: [all …]
|
/Zephyr-latest/dts/bindings/gpio/ |
D | ite,it8xxx2-gpio-v2.yaml | 2 # SPDX-License-Identifier: Apache-2.0 6 compatible: "ite,it8xxx2-gpio-v2" 8 include: [gpio-controller.yaml, base.yaml] 14 has-volt-sel: 19 wuc-base: 24 a wake-up signal to the INTC, allowing the CPU to exit 27 wuc-mask: 30 keyboard-controller: 37 when the judgment of gpio_config->ksb_ctrl is true. 40 gpioksi: 0xf01d40-0xf01d47 [all …]
|
/Zephyr-latest/tests/drivers/gpio/gpio_ite_it8xxx2_v2/boards/ |
D | native_sim.overlay | 4 * SPDX-License-Identifier: Apache-2.0 7 #include <zephyr/dt-bindings/gpio/gpio.h> 8 #include <zephyr/dt-bindings/interrupt-controller/ite-intc.h> 12 intc: interrupt-controller@f03f00 { 14 #address-cells = <0>; 15 #interrupt-cells = <2>; 16 interrupt-controller; 21 compatible = "ite,it8xxx2-gpio-v2"; 28 gpio-controller; 37 interrupt-parent = <&intc>; [all …]
|
/Zephyr-latest/boards/st/sensortile_box_pro/ |
D | sensortile_box_pro.dts | 4 * SPDX-License-Identifier: Apache-2.0 7 /dts-v1/; 9 #include <st/u5/stm32u585aiixq-pinctrl.dtsi> 10 #include <zephyr/dt-bindings/input/input-event-codes.h> 13 model = "STMicroelectronics SENSORTILE-BOX-PRO board"; 14 compatible = "st,sensortile-box-pro"; 19 zephyr,code-partition = &slot0_partition; 20 zephyr,bt-hci = &hci_spi; 24 compatible = "gpio-leds"; 44 compatible = "gpio-keys"; [all …]
|
/Zephyr-latest/boards/st/stm32u5a9j_dk/ |
D | stm32u5a9j_dk.dts | 2 * Copyright (c) 2023-2024 STMicroelectronics 4 * SPDX-License-Identifier: Apache-2.0 7 /dts-v1/; 9 #include <st/u5/stm32u5a9njhxq-pinctrl.dtsi> 10 #include <zephyr/dt-bindings/input/input-event-codes.h> 14 compatible = "st,stm32u5a9j-dk"; 18 zephyr,shell-uart = &usart1; 21 zephyr,code-partition = &slot0_partition; 25 compatible = "gpio-leds"; 37 compatible = "gpio-keys"; [all …]
|
/Zephyr-latest/boards/snps/hsdk4xd/doc/ |
D | index.rst | 7 It includes a multicore ARC HS4xD-based chip that integrates a wide range of interfaces 12 (HSDK4xD) <https://www.synopsys.com/dw/ipdir.php?ds=arc-hs-development-kit>`__ 18 Each sel can configured for different functions, such as: GPIO, UART, SPI, I2C and PWM. We can prog… 19 ``CREG_GPIO_MUX`` register to do configuration for each sel. Tables below show the bit definition f… 22 +--------+-------------+---------+--------------+---------------------------------+ 24 +--------+-------------+---------+--------------+---------------------------------+ 26 +--------+-------------+---------+--------------+---------------------------------+ 28 +--------+-------------+---------+--------------+---------------------------------+ 30 +--------+-------------+---------+--------------+---------------------------------+ 32 +--------+-------------+---------+--------------+---------------------------------+ [all …]
|
/Zephyr-latest/boards/snps/hsdk/doc/ |
D | index.rst | 6 The DesignWare(R) ARC(R) HS Development Kit is a ready-to-use platform for 8 single-core and multi-core ARC HS34, HS36 and HS38 processors and offers a wide 15 (HSDK) <https://www.synopsys.com/dw/ipdir.php?ds=arc-hs-development-kit>`__ 21 Each sel can configured for different functions, such as: GPIO, UART, SPI, I2C and PWM. We can prog… 22 CREG_GPIO_MUX register to do configuration for each sel. Tables below show the bit definition for 25 +--------+-------------+---------+--------------+---------------------------------+ 27 +--------+-------------+---------+--------------+---------------------------------+ 29 +--------+-------------+---------+--------------+---------------------------------+ 31 +--------+-------------+---------+--------------+---------------------------------+ 33 +--------+-------------+---------+--------------+---------------------------------+ [all …]
|
/Zephyr-latest/doc/releases/ |
D | release-notes-3.3.rst | 14 * Introduced :ref:`USB-C <usbc_api>` device stack with PD (power delivery) 17 CMSIS-DSP as the default backend. 30 * CVE-2023-0359: Under embargo until 2023-04-20 32 * CVE-2023-0779: Under embargo until 2023-04-22 66 removed in favor of new :dtcompatible:`zephyr,flash-disk` devicetree binding. 71 * Starting from this release ``zephyr-`` prefixed tags won't be created 82 image states). Use of a truncated hash or non-sha256 hash will still work 88 registration function at boot-up. If applications register this then 93 application code, these will now automatically be registered at boot-up (this 129 This may cause out-of-tree scripts or commands to fail if they have relied [all …]
|