Home
last modified time | relevance | path

Searched +full:two +full:- +full:cell (Results 1 – 25 of 43) sorted by relevance

12

/Zephyr-latest/scripts/dts/python-devicetree/tests/test-bindings/
Dinterrupt-2-cell.yaml1 # SPDX-License-Identifier: BSD-3-Clause
3 description: Interrupt controller with two cells
5 compatible: "interrupt-two-cell"
7 interrupt-cells:
8 - one
9 - two
Dinterrupt-3-cell.yaml1 # SPDX-License-Identifier: BSD-3-Clause
5 compatible: "interrupt-three-cell"
7 interrupt-cells:
8 - one
9 - two
10 - three
/Zephyr-latest/dts/bindings/adc/
Datmel,sam-adc.yaml2 # SPDX-License-Identifier: Apache-2.0
6 compatible: "atmel,sam-adc"
8 include: [adc-controller.yaml, pinctrl-device.yaml]
25 startup-time:
32 settling-time:
37 or differential input parameters of the analog cell change
38 between two channels, the analog cell may need a specific
42 tracking-time:
48 value between two channel selections.
51 "#io-channel-cells":
[all …]
/Zephyr-latest/boards/nxp/ls1046ardb/doc/
Dindex.rst6 The LS1046A reference design board (RDB) is a high-performance computing,
10 of high-speed SerDes ports.
12 The Layerscape LS1046A processor integrates four 64-bit Arm(R) Cortex(R) A72
13 cores with packet processing acceleration and high-speed peripherals. The
25 - Four 32/64-bit Arm(R) Cortex(R)V8 A72 CPUs, up to 1.6 GHz core speed
26 - Supports 8 GB DDR4 SDRAM memory
27 - SDHC port connects directly to an adapter card slot, featuring 4 GB eMMCi
29 - One 512 MB SLC NAND flash with ECC support (1.8 V)
30 - CPLD connection: 8-bit registers in CPLD to configure mux/demux selections
31 - Support two 64 MB onboard QSPI NOR flash memories
[all …]
/Zephyr-latest/scripts/dts/python-devicetree/tests/
Dtest.dts4 * SPDX-License-Identifier: BSD-3-Clause
9 /dts-v1/;
16 interrupt-parent-test {
18 compatible = "interrupt-three-cell";
19 #interrupt-cells = <3>;
20 interrupt-controller;
24 interrupt-names = "foo", "bar";
25 interrupt-parent = <&{/interrupt-parent-test/controller}>;
28 interrupts-extended-test {
29 controller-0 {
[all …]
/Zephyr-latest/dts/bindings/dma/
Dnxp,mcux-edma.yaml2 # SPDX-License-Identifier: Apache-2.0
6 compatible: "nxp,mcux-edma"
8 include: dma-controller.yaml
20 dma-channels:
23 dma-requests:
26 dmamux-reg-offset:
33 channel-gap:
47 irq-shared-offset:
51 Describes an offset between two channels share the same interrupt entry.
54 no-error-irq:
[all …]
Dgd,gd32-dma-v1.yaml2 # SPDX-License-Identifier: Apache-2.0
12 - bit 6-7: Direction (see dma.h)
13 - 0x0: MEMORY to MEMORY
14 - 0x1: MEMORY to PERIPH
15 - 0x2: PERIPH to MEMORY
16 - 0x3: reserved for PERIPH to PERIPH
18 - bit 9: Peripheral address increase
19 - 0x0: no address increment between transfers
20 - 0x1: increment address between transfers
22 - bit 10: Memory address increase
[all …]
Dst,stm32-dmamux.yaml2 # SPDX-License-Identifier: Apache-2.0
9 DMAMUX clients connected to the STM32 DMA ultiplexer must use a two-cell specifier
11 1. channel: the mux channel from 0 to <dma-channels> - 1
13 3. channel-config: A 32bit mask specifying the DMA channel configuration
15 -bit 6-7 : Direction (see dma.h)
20 -bit 9 : Peripheral Increment Address
23 -bit 10 : Memory Increment Address
26 -bit 11-12 : Peripheral data size
28 0x1: Half-word (16 bits)
31 -bit 13-14 : Memory data size
[all …]
/Zephyr-latest/boards/nxp/imx8mn_evk/doc/
Dindex.rst7 processor, composed of a quad Cortex®-A53 cluster and a single Cortex®-M7 core.
8 Zephyr OS is ported to run on the Cortex®-A53 core.
10 - Board features:
12 - RAM: 2GB LPDDR4
13 - Storage:
15 - SanDisk 16GB eMMC5.1
16 - Micron 32MB QSPI NOR
17 - microSD Socket
18 - Wireless:
20 - WiFi: 2.4/5GHz IEEE 802.11b/g/n
[all …]
/Zephyr-latest/samples/basic/button/
DREADME.rst1 .. zephyr:code-sample:: button
3 :relevant-api: gpio_interface
14 debouncing, check out :ref:`input` and :zephyr:code-sample:`input-dump`
23 The button must be configured using the ``sw0`` :ref:`devicetree <dt-guide>`
24 alias, usually in the :ref:`BOARD.dts file <devicetree-in-out-files>`. You will
27 .. code-block:: none
35 the same alias used by the :zephyr:code-sample:`blinky` sample. If this is provided, the LED
48 .. code-block:: devicetree
58 gpio-controller;
59 #gpio-cells = <2>;
[all …]
/Zephyr-latest/samples/boards/bbc/microbit/sound/
DREADME.rst1 .. zephyr:code-sample:: bbc_microbit_sound
3 :relevant-api: pwm_interface
12 using the on-board buzzer on the **BBC micro:bit v2**.
19 coin-cell battery. Resellers of this board can be fairly easily found using online search.
22 built-in on the backside of the board (marked as 'speaker').
31 -------------------------------
33 .. zephyr-app-commands::
34 :zephyr-app: samples/boards/bbc/microbit/sound
40 -------------------------------
42 .. zephyr-app-commands::
[all …]
/Zephyr-latest/include/zephyr/
Ddevicetree.h2 * SPDX-License-Identifier: Apache-2.0
39 * -----------------
42 * part in DT_N_<path-id>_P_<property-id> macros, or the "prop-suf"
60 * _IDX_<i>_VAL_<val>_EXISTS: cell value exists, by index
64 * _NAME_<name>_VAL_<val>_EXISTS: cell value exists, by name
71 * @defgroup devicetree-generic-id Node identifiers and helpers
96 * The arguments to this macro are the names of non-root nodes in the
98 * Non-alphanumeric characters in each name must be converted to
108 * current-speed = <115200>;
119 * Example usage with DT_PROP() to get the `current-speed` property:
[all …]
/Zephyr-latest/doc/build/dts/
Dintro-syntax-structure.rst1 .. _dt-syntax:
6 As the name indicates, a devicetree is a tree. The human-readable text format
24 .. code-block:: devicetree
26 /dts-v1/;
29 a-node {
30 subnode_nodelabel: a-sub-node {
36 The ``/dts-v1/;`` line means the file's contents are in version 1 of the DTS
37 syntax, which has replaced a now-obsolete "version 0".
46 #. A node named ``a-node``, which is a child of the root node
47 #. A node named ``a-sub-node``, which is a child of ``a-node``
[all …]
Dphandles.rst1 .. _dt-phandles:
19 .. code-block:: DTS
22 lbl_a: node-1 {};
23 lbl_b: lbl_c: node-2 {};
28 - ``/node-1`` as ``&lbl_a``
29 - ``/node-2`` as either ``&lbl_b`` or ``&lbl_c``
40 :ref:`dt-bindings-properties` in the devicetree bindings documentation.
47 You can use phandles to refer to ``node-b`` from ``node-a``, where ``node-b``
48 is related to ``node-a`` in some way.
50 One common example is when ``node-a`` represents some hardware that
[all …]
Dbindings-upstream.rst1 .. _dt-writing-bindings:
21 Zephyr aims for devicetree :ref:`dt-source-compatibility`. Therefore, if there
24 justify any Zephyr-specific divergences.
28 - There is an existing binding in the mainline Linux kernel. See
32 - Your hardware vendor provides an official binding outside of the Linux
48 https://docs.kernel.org/devicetree/bindings/writing-bindings.html
55 - For example, a binding for compatible ``vnd,foo`` must be named ``vnd,foo.yaml``.
56 - If the binding is bus-specific, you can append the bus to the file name;
57 for example, if the binding YAML has ``on-bus: bar``, you may name the file
58 ``vnd,foo-bar.yaml``.
[all …]
/Zephyr-latest/boards/nxp/imx93_evk/doc/
Dindex.rst6 The i.MX93 Evaluation Kit (MCIMX93-EVK board) is a platform designed to show
8 small and low cost package. The MCIMX93-EVK board is an entry-level development
12 i.MX93 MPU is composed of one cluster of 2x Cortex-A55 cores and a single
13 Cortex®-M33 core. Zephyr OS is ported to run on one of the Cortex®-A55 core.
15 - Board features:
17 - RAM: 2GB LPDDR4
18 - Storage:
20 - SanDisk 16GB eMMC5.1
21 - microSD Socket
22 - Wireless:
[all …]
/Zephyr-latest/samples/boards/nordic/battery/
DREADME.rst1 .. zephyr:code-sample:: nrf_battery
10 infrastructure to measure the voltage of the device power supply. Two
14 ``voltage-divider`` then the voltage is measured using that divider. An
18 .. code-block:: devicetree
22 compatible = "voltage-divider";
23 io-channels = <&adc 4>;
24 output-ohms = <180000>;
25 full-ohms = <(1500000 + 180000)>;
26 power-gpios = <&sx1509b 4 0>;
37 .. code-block :: devicetree
[all …]
/Zephyr-latest/boards/nxp/imx8mp_evk/doc/
Dindex.rst7 processor, composed of a quad Cortex®-A53 cluster and a single Cortex®-M7 core.
8 Zephyr OS is ported to run on the Cortex®-A53 core.
10 - Board features:
12 - RAM: 2GB LPDDR4
13 - Storage:
15 - SanDisk 16GB eMMC5.1
16 - Micron 32MB QSPI NOR
17 - microSD Socket
18 - Wireless:
20 - WiFi: 2.4/5GHz IEEE 802.11b/g/n
[all …]
/Zephyr-latest/dts/bindings/net/wireless/
Dnordic,nrf-radio.yaml2 # SPDX-License-Identifier: Apache-2.0
15 Front-End Module (FEM) support
16 ------------------------------
18 External front-end modules are range extenders used for boosting
27 nrf_radio_fem: my-fem {
34 - generic-fem-two-ctrl-pins
35 - nordic,nrf21540-fem
41 ---------------------------
44 The 'dfe-supported' property will be set when it is available.
45 In this case, the 'dfegpio[n]-gpios' properties configure GPIO pins
[all …]
/Zephyr-latest/scripts/kconfig/
Dkconfigfunctions.py1 # Copyright (c) 2018-2019 Linaro
4 # SPDX-License-Identifier: Apache-2.0
17 "python-devicetree", "src"))
157 foo: some-node { ... };
252 def _node_ph_array_prop(node, prop, index, cell, unit=None): argument
255 a cell ('cell') and it will look to see if that node has a property
256 called 'prop' and if that 'prop' is an phandle-array type.
257 Then it will check if that phandle array has a cell matching the given index
258 and then return the value of the cell named 'cell' in this array index.
272 if node.props[prop].type != "phandle-array":
[all …]
/Zephyr-latest/dts/bindings/clock/
Dst,stm32-rcc.yaml2 # SPDX-License-Identifier: Apache-2.0
13 Core clock frequency should also be defined, using "clock-frequency" property.
21 ahb-prescaler = <2>;
22 clock-frequency = <DT_FREQ_M(40)>; /* = SYSCLK / AHB prescaler */
23 apb1-prescaler = <1>;
24 apb2-prescaler = <1>;
65 cell to explicitly set it.
81 compatible: "st,stm32-rcc"
83 include: [clock-controller.yaml, base.yaml]
89 "#clock-cells":
[all …]
/Zephyr-latest/boards/nxp/imx8mm_evk/doc/
Dindex.rst7 processor, composed of a quad Cortex®-A53 cluster and a single Cortex®-M4 core.
8 Zephyr OS is ported to run on the Cortex®-A53 core.
10 - Board features:
12 - RAM: 2GB LPDDR4
13 - Storage:
15 - SanDisk 16GB eMMC5.1
16 - Micron 32MB QSPI NOR
17 - microSD Socket
18 - Wireless:
20 - WiFi: 2.4/5GHz IEEE 802.11b/g/n
[all …]
/Zephyr-latest/boards/st/stm32wb5mm_dk/doc/
Dstm32wb5mm_dk.rst6 The STM32WB5MM-DK Discovery kit is designed as a complete demonstration
8 on the Arm |reg| Cortex |reg|-M4 and Arm |reg| Cortex |reg|-M0+ cores.
9 The STM32 device is a multi-protocol wireless and ultra-low-power device
10 embedding a powerful and ultra-low-power radio compliant with the
12 IEEE 802.15.4-2011.
15 STM32WB5MM-DK supports the following features:
17 * STM32WB5MMG (1-Mbyte Flash memory, 256-Kbyte SRAM)
18 - Dual-core 32‑bit (Arm |reg| Cortex |reg|-M4 and M0+)
19 - 2.4 GHz RF transceiver
20 - 0.96-inch 128x64 OLED display
[all …]
/Zephyr-latest/boards/contextualelectronics/abc/doc/
Dindex.rst7 Nordic Semiconductor nRF52840 ARM Cortex-M4F CPU and the following devices:
12 * :abbr:`I2C (Inter-Integrated Circuit)`
18 * :abbr:`UART (Universal asynchronous receiver-transmitter)`
28 ABC board has two external oscillators. The frequency of the slow clock
31 - nRF52840 ARM Cortex-M4F processor at 64 MHz
32 - 1 MB flash memory and 256 KB of SRAM
33 - SWD connector
41 +-----------+------------+----------------------+
44 | CLOCK | on-chip | clock_control |
45 +-----------+------------+----------------------+
[all …]
/Zephyr-latest/boards/silabs/dev_kits/sltb010a/doc/
Dindex.rst10 - EFR32BG22 Blue Gecko Wireless SoC with upto 76.8 MHz operating frequency
11 - ARM® Cortex® M33 core with 32 kB RAM and 512 kB Flash
12 - Macronix ultra low power 8-Mbit SPI flash (MX25R8035F)
13 - 2.4 GHz ceramic antenna for wireless transmission
14 - Silicon Labs Si7021 relative humidity and temperature sensor
15 - Silicon Labs Si1133 UV index and ambient light sensor (EFR32BG22-BRD4184A)
16 - Vishay VEML6035 ambient light sensor (EFR32BG22-BRD4184B)
17 - Silicon Labs Si7210 hall effect sensor
18 - TDK InvenSense ICM-20648 6-axis inertial sensor
19 - Two Knowles SPK0641HT4H-1 MEMS microphones with PDM output (EFR32BG22-BRD4184B)
[all …]

12