Home
last modified time | relevance | path

Searched +full:scmi +full:- +full:clock (Results 1 – 12 of 12) sorted by relevance

/Zephyr-latest/dts/bindings/firmware/
Darm,scmi-clock.yaml2 # SPDX-License-Identifier: Apache-2.0
4 description: System Control and Management Interface (SCMI) clock protocol
6 compatible: "arm,scmi-clock"
8 include: [base.yaml, clock-controller.yaml]
18 "#clock-cells":
22 Vendor-specific clock identifier. Needs to match identifier
23 expected by the SCMI platform as this is directly used in SCMI
24 clock management messages.
26 clock-cells:
27 - name
Darm,scmi.yaml2 # SPDX-License-Identifier: Apache-2.0
5 System Control and Management Interface (SCMI) with doorbell
12 compatible = "arm,scmi-shmem";
17 compatible = "nxp,mbox-imx-mu";
20 #mbox-cells = <1>;
23 scmi {
24 compatible = "arm,scmi";
27 mbox-names = "tx";
30 compatible = "arm,scmi-clock";
32 #clock-cells = <1>;
[all …]
/Zephyr-latest/drivers/firmware/scmi/
DKconfig2 # SPDX-License-Identifier: Apache-2.0
7 bool "Helper functions for SCMI clock protocol"
11 Enable support for SCMI clock protocol helper functions.
14 bool "SCMI transport based on shared memory and doorbells"
20 Enable support for SCMI transport based on shared memory
24 bool "Helper functions for SCMI pinctrl protocol"
29 Enable support for SCMI pinctrl protocol helper functions.
32 bool "SCMI shared memory (SHMEM) driver"
36 Enable support for SCMI shared memory (SHMEM) driver.
39 int "SCMI shared memory (SHMEM) initialization priority"
[all …]
/Zephyr-latest/doc/hardware/arch/
Darm-scmi.rst9 What is SCMI?
12 System Control and Management Interface (SCMI) is a specification developed by
13 ARM, which describes a set of OS-agnostic software interfaces used to perform
14 system management (e.g: clock control, pinctrl, etc...).
20 The SCMI specification defines **four** key terms, which will also be used throughout
24 Entity that performs SCMI requests (e.g: gating a clock or configuring
35 The SCMI specification defines ten standard protocols:
41 #. **Clock management** (0x14)
51 Apart from the standard protocols, the SCMI specification reserves the
52 **0x80-0xFF** protocol ID range for vendor-specific protocols.
[all …]
/Zephyr-latest/include/zephyr/drivers/firmware/scmi/
Dclk.h4 * SPDX-License-Identifier: Apache-2.0
9 * @brief SCMI clock protocol helpers
15 #include <zephyr/drivers/firmware/scmi/protocol.h>
36 * @brief Clock protocol command message IDs
61 * @param proto pointer to SCMI clock protocol data
74 * @param proto pointer to SCMI clock protocol data
84 * @brief Query the rate of a clock
86 * @param proto pointer to SCMI clock protocol data
87 * @param clk_id ID of the clock for which the query is done
/Zephyr-latest/drivers/clock_control/
DKconfig.arm_scmi4 bool "SCMI clock protocol clock controller driver"
8 Enable support for SCMI-based clock control.
Dclock_control_arm_scmi.c4 * SPDX-License-Identifier: Apache-2.0
7 #include <zephyr/drivers/firmware/scmi/clk.h>
27 proto = dev->data; in scmi_clock_on_off()
28 data = proto->data; in scmi_clock_on_off()
31 if (clk_id >= data->clk_num) { in scmi_clock_on_off()
32 return -EINVAL; in scmi_clock_on_off()
60 proto = dev->data; in scmi_clock_get_rate()
61 data = proto->data; in scmi_clock_get_rate()
64 if (clk_id >= data->clk_num) { in scmi_clock_get_rate()
65 return -EINVAL; in scmi_clock_get_rate()
[all …]
/Zephyr-latest/boards/nxp/imx95_evk/
Dimx95_evk_mimx9596_m7_ddr_defconfig4 # SPDX-License-Identifier: Apache-2.0
7 # clock-related configurations
10 # serial interface-related configurations
16 # SCMI-related configurations
21 # kernel-related configurations
/Zephyr-latest/dts/arm/nxp/
Dnxp_imx95_m7.dtsi4 * SPDX-License-Identifier: Apache-2.0
7 #include <arm/armv7-m.dtsi>
8 #include <zephyr/dt-bindings/clock/imx95_clock.h>
9 #include <dt-bindings/i2c/i2c.h>
14 #address-cells = <1>;
15 #size-cells = <0>;
19 compatible = "arm,cortex-m7";
22 #address-cells = <1>;
23 #size-cells = <1>;
26 compatible = "arm,armv7m-mpu";
[all …]
/Zephyr-latest/dts/arm64/nxp/
Dnxp_mimx95_a55.dtsi4 * SPDX-License-Identifier: Apache-2.0
9 #include <arm64/armv8-a.dtsi>
10 #include <zephyr/dt-bindings/clock/imx95_clock.h>
11 #include <zephyr/dt-bindings/interrupt-controller/arm-gic.h>
14 #address-cells = <1>;
15 #size-cells = <1>;
16 interrupt-parent = <&gic>;
19 #address-cells = <1>;
20 #size-cells = <0>;
24 compatible = "arm,cortex-a55";
[all …]
/Zephyr-latest/boards/nxp/imx95_evk/doc/
Dindex.rst6 The i.MX95 EVK (IMX95LPD5EVK-19) board is a platform designed to show the
8 It is an entry-level development board, which helps developers to get familiar
16 - i.MX 95 automotive applications processor
18 - The processor integrates up to six Arm Cortex-A55 cores, and supports
19 functional safety with built-in Arm Cortex-M33 and -M7 cores
21 - DRAM memory: 128-Gbit LPDDR5 DRAM
22 - eMMC: 64 GB Micron eMMC
23 - SPI NOR flash memory: 1 Gbit octal flash memory
24 - USB interface: Two USB ports: Type-A and Type-C
25 - Audio codec interface
[all …]
/Zephyr-latest/doc/releases/
Drelease-notes-4.0.rst15 is now the standard way to provide device-specific protection to data at rest. (:github:`76222`)
18 :ref:`ZMS <zms_api>` is a new key-value storage subsystem compatible with all non-volatile storage
25 runtime configuration through vendor specific APIs. Initially the :dtcompatible:`nordic,nrf-comp`,
26 :dtcompatible:`nordic,nrf-lpcomp` and :dtcompatible:`nxp,kinetis-acmp` are supported.
31 Initially implemented drivers include a simple :dtcompatible:`zephyr,gpio-steppers` and a complex
32 sensor-less stall-detection capable with integrated ramp-controller :dtcompatible:`adi,tmc5041`.
50 directory for :zephyr:code-sample-category:`code samples <samples>`.
70 * :cve:`2024-8798`: Under embargo until 2024-11-22
71 * :cve:`2024-10395`: Under embargo until 2025-01-23
72 * :cve:`2024-11263` `Zephyr project bug tracker GHSA-jjf3-7x72-pqm9
[all …]