Home
last modified time | relevance | path

Searched full:rising (Results 1 – 25 of 102) sorted by relevance

12345

/Zephyr-latest/dts/bindings/display/panel/
Dpanel-timing.yaml120 0 drives pixel data on falling edge, and samples on rising edge.
121 1 drives pixel data on rising edge, and samples data on falling edge
129 Drive sync on rising or sample sync on falling edge. If not specified
132 and sample sync on rising edge of pixel clock.
133 Use 1 to drive sync on rising edge
/Zephyr-latest/dts/bindings/gpio/
Dzephyr,gpio-emul.yaml11 rising-edge:
12 description: Enables support for rising edge interrupt detection
/Zephyr-latest/dts/bindings/pinctrl/
Dnuvoton,npcx-pinctrl.yaml98 - "high-rising": Select the detection polarity to high/rising
101 - "high-rising"
/Zephyr-latest/include/zephyr/drivers/interrupt_controller/
Dgd32_exti.h22 /** Trigger on rising edge */
26 /** Trigger on rising and falling edge */
Dgpio_intc_stm32.h52 /* Trigger on rising edge */
56 /* Trigger on both rising and falling edge */
Dintc_xmc4xxx.h16 * @param trig Trigger edge type (falling, rising or both)
Dintc_eirq_nxp_s32.h22 /** Interrupt triggered on rising edge */
Dintc_wkpu_nxp_s32.h21 /** Interrupt triggered on rising edge */
/Zephyr-latest/dts/bindings/interrupt-controller/
Dst,stm32g0-exti.yaml8 dedicated Rising and Falling interrupt pending registers.
Dst,stm32h7rs-exti.yaml8 with two dedicated Rising and Falling interrupt pending registers
/Zephyr-latest/dts/bindings/counter/
Dnxp,lptmr.yaml37 will be used to determine the "rising-edge
59 2 ^ [prescaler-glitch-filter] rising edges detected
/Zephyr-latest/samples/subsys/tracing/
Dgpio.overlay11 rising-edge;
/Zephyr-latest/include/zephyr/drivers/sensor/
Dmcux_lpcmp.h34 /** LPCMP output rising event trigger. */
87 * 001b: COUT rising edge event close an active window
/Zephyr-latest/drivers/gpio/
Dgpio_pca953x.c47 uint8_t rising; member
122 if (!irq_state->rising && !irq_state->falling) { in gpio_pca953x_handle_interrupt()
138 /* Mask gpio transactions with rising/falling edge interrupt config */ in gpio_pca953x_handle_interrupt()
139 interrupt_status = (irq_state->rising & transitioned_pins & in gpio_pca953x_handle_interrupt()
362 irq->rising &= ~BIT(pin); in gpio_pca953x_pin_interrupt_configure()
366 irq->rising |= BIT(pin); in gpio_pca953x_pin_interrupt_configure()
369 irq->rising &= ~BIT(pin); in gpio_pca953x_pin_interrupt_configure()
372 irq->rising |= BIT(pin); in gpio_pca953x_pin_interrupt_configure()
Dgpio_tca6424a.c30 uint32_t rising; member
193 if (!irq_state->rising && !irq_state->falling) { in tca6424a_handle_interrupt()
209 /* Mask gpio transactions with rising/falling edge interrupt config */ in tca6424a_handle_interrupt()
210 interrupt_status = (irq_state->rising & transitioned_pins & current_state); in tca6424a_handle_interrupt()
413 irq->rising &= ~BIT(pin); in tca6424a_pin_interrupt_configure()
417 irq->rising |= BIT(pin); in tca6424a_pin_interrupt_configure()
420 irq->rising &= ~BIT(pin); in tca6424a_pin_interrupt_configure()
423 irq->rising |= BIT(pin); in tca6424a_pin_interrupt_configure()
/Zephyr-latest/drivers/serial/
DKconfig.altera23 Enabling this will cause the transmitter to wait for rising edge of CTS before sending.
/Zephyr-latest/include/zephyr/dt-bindings/interrupt-controller/
Dit8xxx2-wuc.h19 /** WUC rising edge trigger mode */
/Zephyr-latest/dts/bindings/misc/
Drenesas,ra-external-interrupt.yaml25 - "rising"
/Zephyr-latest/tests/drivers/gpio/gpio_enable_disable_interrupt/src/
Dmain.c91 "failed to set interrupt with edge rising"); in ZTEST_F()
100 "failed to set interrupt with edge rising"); in ZTEST_F()
/Zephyr-latest/dts/bindings/watchdog/
Dti,tps382x.yaml17 when WDI sees a rising edge or a falling edge. If unused, the WDI
/Zephyr-latest/dts/bindings/wifi/
Dnordic,nrf70-qspi.yaml30 Number of clock cycles from the rising edge of the SPI clock
/Zephyr-latest/dts/bindings/stepper/adi/
Dadi,tmc2209.yaml42 This means that the step signal can be toggled on both the rising and falling edge.
/Zephyr-latest/dts/bindings/video/
Dvideo-interfaces.yaml108 - 1 # rising
111 Sample data on falling, rising or both edges of the pixel clock signal.
/Zephyr-latest/include/zephyr/drivers/dma/
Ddma_mcux_lpc.h28 * high or rising edge triggered, based on TRIG_TYPE selection
/Zephyr-latest/drivers/adc/
Dadc_ads7052.c195 * The most significant bit (MSB) of the output data is launched on the SDO pin on the rising edge
196 * after the first SCLK falling edge. Subsequent output bits are launched on the subsequent rising
198 * subsequent SCLK rising edges. The device enters the ACQ state after 18 clocks and a minimum time

12345