on (full) in projects: hal_stm32-2.7.6 - OpenGrok search results

Project(s)

Full Search
Definition
Symbol
File Path
History
Type

Searched full:on (Results 1 – 25 of 2382) sorted by relevance

12 3 4 5 6 7 8 9 10 >>...96

/hal_stm32-2.7.6/stm32cube/stm32h7xx/drivers/include/
D	stm32h7xx_hal_flash.h	109 #define HAL_FLASH_ERROR_WRP_BANK1 FLASH_FLAG_WRPERR_BANK1 /!< Write Protection Error on Bank … 110 #define HAL_FLASH_ERROR_PGS_BANK1 FLASH_FLAG_PGSERR_BANK1 /!< Program Sequence Error on Bank … 111 #define HAL_FLASH_ERROR_STRB_BANK1 FLASH_FLAG_STRBERR_BANK1 /!< Strobe Error on Bank 1 … 112 #define HAL_FLASH_ERROR_INC_BANK1 FLASH_FLAG_INCERR_BANK1 /!< Inconsistency Error on Bank 1 … 114 #define HAL_FLASH_ERROR_OPE_BANK1 FLASH_FLAG_OPERR_BANK1 /!< Operation Error on Bank 1 … 116 #define HAL_FLASH_ERROR_RDP_BANK1 FLASH_FLAG_RDPERR_BANK1 /!< Read Protection Error on Bank 1… 117 #define HAL_FLASH_ERROR_RDS_BANK1 FLASH_FLAG_RDSERR_BANK1 /!< Read Secured Error on Bank 1 … 118 #define HAL_FLASH_ERROR_SNECC_BANK1 FLASH_FLAG_SNECCERR_BANK1 /!< ECC Single Correction Error on … 119 #define HAL_FLASH_ERROR_DBECC_BANK1 FLASH_FLAG_DBECCERR_BANK1 /!< ECC Double Detection Error on B… 120 #define HAL_FLASH_ERROR_CRCRD_BANK1 FLASH_FLAG_CRCRDERR_BANK1 /!< CRC Read Error on Bank1 … [all …]
D	stm32h7xx_ll_adc.h	130 …r edge set to rising edge (default setting for compatibility with some ADC on other STM32 families… 158 …r edge set to rising edge (default setting for compatibility with some ADC on other STM32 families… 197 /* Equivalent mask of ADC_CHANNEL_NUMBER_MASK aligned on register LSB (bit 0) / 301 / (feature of several watchdogs not available on all STM32 families)). / 305 / selection on groups. / 367 …rty "rs": Software can read as well as set this bit. Writing '0' has no effect on the bit value. / 381 …8fff814UL)) /* Internal temperature sensor, address of parameter TS_CAL1: On STM32H7, temperature… 382 …8fff818UL)) /* Internal temperature sensor, address of parameter TS_CAL2: On STM32H7, temperature… 385 …1FF1E820UL)) /* Internal temperature sensor, address of parameter TS_CAL1: On STM32H7, temperature… 386 …1FF1E840UL)) /* Internal temperature sensor, address of parameter TS_CAL2: On STM32H7, temperature… [all …]
D	stm32h7xx_hal_adc.h	54 …/* On devices STM32H72xx and STM32H73xx, this parameter can be a value from 1 to 1023 for ADC1/2 o… 68 … If oversampling is enabled on both regular and injected groups, this parameter 85 …MAContinuousRequests' and 'Oversampling': ADC enabled without conversion on going on group regular. 86 …rAutoWait' and 'DMAContinuousRequests': ADC enabled without conversion on going on groups regular … 89 * (which fulfills the ADC state condition) on the fly). 96 …Note: In case of usage of channels on injected group, ADC frequency should be lower than AHB clock… 98 … Note: In case of synchronous clock mode based on HCLK/1, the configuration must be enabled only 111 … This parameter is reserved for ADC3 on devices STM32H72xx and STM32H73xx*/ 133 …Do use with polling: 1. Start conversion with HAL_ADC_Start(), 2. Later on, when ADC conversion da… 144 …Note: This parameter must be modified when no conversion is on going on regular group (ADC disable… [all …]
/hal_stm32-2.7.6/stm32cube/stm32g4xx/drivers/include/
D	stm32g4xx_ll_adc.h	117 …r edge set to rising edge (default setting for compatibility with some ADC on other STM32 families… 145 …r edge set to rising edge (default setting for compatibility with some ADC on other STM32 families… 185 /* Equivalent mask of ADC_CHANNEL_NUMBER_MASK aligned on register LSB (bit 0) / 190 …DC instances, in case of different ADC internal channels mapped on same channel number on differen… 288 / (feature of several watchdogs not available on all STM32 families)). / 292 / selection on groups. / 341 …rty "rs": Software can read as well as set this bit. Writing '0' has no effect on the bit value. / 349 …1FFF75A8UL)) /* Internal temperature sensor, address of parameter TS_CAL1: On STM32G4, temperature… 350 …1FFF75CAUL)) /* Internal temperature sensor, address of parameter TS_CAL2: On STM32G4, temperature… 401 … @note On this STM32 series, if ADC group injected is used, some [all …]
D	stm32g4xx_ll_dac.h	225 depending on the wave automatic generation selected. */ 334 …eral: HRTIM DAC STEP TRIG1 (only available for sawtooth wave generation). On this STM32 series, p… 335 …eral: HRTIM DAC RESET TRIG1 (only available for sawtooth wave generation). On this STM32 series, p… 336 …eral: HRTIM DAC STEP TRIG2 (only available for sawtooth wave generation). On this STM32 series, p… 337 …eral: HRTIM DAC RESET TRIG2 (only available for sawtooth wave generation). On this STM32 series, p… 338 …eral: HRTIM DAC STEP TRIG3 (only available for sawtooth wave generation). On this STM32 series, p… 339 …eral: HRTIM DAC RESET TRIG3 (only available for sawtooth wave generation). On this STM32 series, p… 340 …eral: HRTIM DAC STEP TRIG4 (only available for sawtooth wave generation). On this STM32 series, p… 341 …eral: HRTIM DAC RESET TRIG4 (only available for sawtooth wave generation). On this STM32 series, p… 342 …eral: HRTIM DAC STEP TRIG5 (only available for sawtooth wave generation). On this STM32 series, p… [all …]
D	stm32g4xx_hal_adc.h	64 … If oversampling is enabled on both regular and injected groups, this parameter 81 …MAContinuousRequests' and 'Oversampling': ADC enabled without conversion on going on group regular. 82 …rAutoWait' and 'DMAContinuousRequests': ADC enabled without conversion on going on groups regular … 85 * (which fulfills the ADC state condition) on the fly). 92 …Note: In case of usage of channels on injected group, ADC frequency should be lower than AHB clock… 94 … Note: In case of synchronous clock mode based on HCLK/1, the configuration must be enabled only 107 …gain compensation coefficient to be applied to ADC raw conversion data, based on following formula: 137 …Do use with polling: 1. Start conversion with HAL_ADC_Start(), 2. Later on, when ADC conversion da… 148 …Note: This parameter must be modified when no conversion is on going on regular group (ADC disable… 191 …: This parameter can be modified only if there is no conversion is ongoing on ADC groups regular a… [all …]
/hal_stm32-2.7.6/stm32cube/stm32f0xx/drivers/include/
D	stm32f0xx_hal_dma_ex.h	46 … 0x00000000 /!< Internal define for remaping on STM32F09x/30xC / 47 … 0x10000000 /!< Internal define for remaping on STM32F09x/30xC / 48 … 0x20000000 /!< Internal define for remaping on STM32F09x/30xC / 49 … 0x30000000 /!< Internal define for remaping on STM32F09x/30xC / 50 … 0x40000000 /!< Internal define for remaping on STM32F09x/30xC / 52 … 0x50000000 /!< Internal define for remaping on STM32F09x/30xC / 53 … 0x60000000 /!< Internal define for remaping on STM32F09x/30xC / 54 … 0x00000000 /!< Internal define for remaping on STM32F09x/30xC / 55 … 0x10000000 /!< Internal define for remaping on STM32F09x/30xC / 56 … 0x20000000 /!< Internal define for remaping on STM32F09x/30xC / [all …]
D	stm32f0xx_ll_adc.h	53 …r edge set to rising edge (default setting for compatibility with some ADC on other STM32 families… 87 /* Equivalent mask of ADC_CHANNEL_NUMBER_MASK aligned on register LSB (bit 0) / 141 / (feature of several watchdogs not available on all STM32 families)). / 184 …rty "rs": Software can read as well as set this bit. Writing '0' has no effect on the bit value. / 192 …x1FFFF7B8U)) /* Internal temperature sensor, address of parameter TS_CAL1: On STM32F0, temperature… 193 …x1FFFF7C2U)) /* Internal temperature sensor, address of parameter TS_CAL2: On STM32F0, temperature… 212 * @note These parameters have an impact on ADC scope: ADC instance. 221 * (setting possible with ADC enabled without conversion on going, 222 * ADC enabled with conversion on going, ...) 232 … @note On this STM32 serie, this parameter has some clock ratio constraints: [all …]
/hal_stm32-2.7.6/stm32cube/stm32l4xx/drivers/include/
D	stm32l4xx_ll_adc.h	117 …r edge set to rising edge (default setting for compatibility with some ADC on other STM32 families… 145 …r edge set to rising edge (default setting for compatibility with some ADC on other STM32 families… 185 /* Equivalent mask of ADC_CHANNEL_NUMBER_MASK aligned on register LSB (bit 0) / 190 …DC instances, in case of different ADC internal channels mapped on same channel number on differen… 288 / (feature of several watchdogs not available on all STM32 families)). / 292 / selection on groups. / 341 …rty "rs": Software can read as well as set this bit. Writing '0' has no effect on the bit value. / 349 …1FFF75A8UL)) /* Internal temperature sensor, address of parameter TS_CAL1: On STM32L4, temperature… 350 …1FFF75CAUL)) /* Internal temperature sensor, address of parameter TS_CAL2: On STM32L4, temperature… 405 … @note On this STM32 series, if ADC group injected is used, some [all …]
D	stm32l4xx_hal_adc.h	64 … If oversampling is enabled on both regular and injected groups, this parameter 81 …MAContinuousRequests' and 'Oversampling': ADC enabled without conversion on going on group regular. 82 …rAutoWait' and 'DMAContinuousRequests': ADC enabled without conversion on going on groups regular … 85 * (which fulfills the ADC state condition) on the fly). 92 …Note: In case of usage of channels on injected group, ADC frequency should be lower than AHB clock… 94 … Note: In case of synchronous clock mode based on HCLK/1, the configuration must be enabled only 126 …Do use with polling: 1. Start conversion with HAL_ADC_Start(), 2. Later on, when ADC conversion da… 137 …Note: This parameter must be modified when no conversion is on going on regular group (ADC disable… 177 …: This parameter can be modified only if there is no conversion is ongoing on ADC groups regular a… 195 …'SamplingTime', 'Offset', 'OffsetNumber': ADC enabled without conversion on going on regular group. [all …]
D	stm32l4xx_ll_dac.h	170 depending on the wave automatic generation selected. / 343 …_NORMAL 0x00000000U /!< The selected DAC channel output is on mode normal. / 344 …E_AND_HOLD (DAC_MCR_MODE1_2) /!< The selected DAC channel output is on mode sample-and-hold… 362 … channel output is connected to on-chip peripherals via internal paths. On this STM32 serie, outpu… 392 * For details on delays values, refer to descriptions in source code 399 /* Note: DAC channel startup time depends on board application environment: / 413 / Note: DAC channel startup time depends on board application environment: / 707 depends on timers availability on the selected device. 741 * depends on timers availability on the selected device. 749 * (1) On this STM32 serie, parameter not available on all devices. [all …]
/hal_stm32-2.7.6/stm32cube/stm32f3xx/drivers/include/
D	stm32f3xx_ll_adc.h	124 …r edge set to rising edge (default setting for compatibility with some ADC on other STM32 families… 150 /* depending on ADC instances ADC1, ADC2, ADC3, ADC4 (if ADC instance is / 151 / available on the selected device). / 155 / available only on specific ADC instances. / 157 …r for differentiation of ADC group regular external trigger available only on ADC instance: ADC1, … 158 …r for differentiation of ADC group regular external trigger available only on ADC instance: ADC3, … 165 …r edge set to rising edge (default setting for compatibility with some ADC on other STM32 families… 191 / depending on ADC instances ADC1, ADC2, ADC3, ADC4 (if ADC instance is / 192 / available on the selected device). / 196 / available only on specific ADC instances. */ [all …]
D	stm32f3xx_ll_dac.h	111 * (shift mask on register position bit 0). 161 …AC_SetWaveNoiseLFSR() or @ref LL_DAC_SetWaveTriangleAmplitude(), depending on the wave automatic g… 270 …hannel conversion trigger from external IP: HRTIM1 DACTRG1. Available only on DAC instance: DAC1. … 271 …hannel conversion trigger from external IP: HRTIM1 DACTRG2. Available only on DAC instance: DAC2. … 335 …32F303x6/8 and STM32F328: On DAC1 channel 2, output buffer is replaced by a switch to connect DAC … 336 …32F303x6/8 and STM32F328: On DAC1 channel 2, output buffer is replaced by a switch to connect DAC … 368 * For details on delays values, refer to descriptions in source code 375 /* Note: DAC channel startup time depends on board application environment: / 388 / Note: DAC channel startup time depends on board application environment: / 453 (1) On this STM32 serie, parameter not available on all devices. [all …]
/hal_stm32-2.7.6/stm32cube/stm32wbxx/drivers/include/
D	stm32wbxx_ll_adc.h	57 /* No register ADC_SQRx on this ADC peripheral version / 130 …r edge set to rising edge (default setting for compatibility with some ADC on other STM32 families… 158 …r edge set to rising edge (default setting for compatibility with some ADC on other STM32 families… 201 …POS) / Value equivalent to ADC_CHANNEL_ID_NUMBER_MASK with reduced range: on this STM32 serie, AD… 204 /* Equivalent mask of ADC_CHANNEL_NUMBER_MASK aligned on register LSB (bit 0) / 209 …DC instances, in case of different ADC internal channels mapped on same channel number on differen… 317 / on one of the common sampling time available. / 342 / (feature of several watchdogs not available on all STM32 families)). / 346 / selection on groups. / 431 …rty "rs": Software can read as well as set this bit. Writing '0' has no effect on the bit value. / [all …]
/hal_stm32-2.7.6/stm32cube/stm32u5xx/drivers/include/
D	stm32u5xx_ll_adc.h	168 … for compatibility with some ADC on other STM32 203 … compatibility with some ADC on other STM32 families 243 … aligned on register LSB (bit 0) / 265 … reduced range: on this STM32 series, 404 / (feature of several watchdogs not available on all STM32 families)). / 408 / selection on groups. / 474 … Writing '0' has no effect on the bit value. / 487 … TS_CAL1: On STM32U5, temperature sensor ADC raw 492 … TS_CAL2: On STM32U5, temperature sensor ADC raw 520 * (shift mask on register position bit 0). [all …]
/hal_stm32-2.7.6/stm32cube/stm32l1xx/drivers/include/
D	stm32l1xx_ll_adc.h	137 …r edge set to rising edge (default setting for compatibility with some ADC on other STM32 families… 165 …r edge set to rising edge (default setting for compatibility with some ADC on other STM32 families… 202 /* Equivalent mask of ADC_CHANNEL_NUMBER_MASK aligned on register LSB (bit 0) / 215 …R0 register offset from SMPR1 is 20 registers. On STM32L1, parameter not available on all devices:… 302 / (feature of several watchdogs not available on all STM32 families)). / 331 …_ADDR_CMSIS) / Internal temperature sensor, address of parameter TS_CAL1: On STM32L1, temperature… 332 …_ADDR_CMSIS) /* Internal temperature sensor, address of parameter TS_CAL2: On STM32L1, temperature… 352 * (shift mask on register position bit 0). 396 … @note On this STM32 serie, HSI RC oscillator is the only clock source for ADC. 398 … @note On this STM32 serie, some clock ratio constraints between ADC clock and APB clock [all …]
/hal_stm32-2.7.6/stm32cube/stm32g0xx/drivers/include/
D	stm32g0xx_ll_adc.h	72 …r edge set to rising edge (default setting for compatibility with some ADC on other STM32 families… 104 …FFSET_POS) /* Equivalent to ADC_CHANNEL_ID_NUMBER_MASK with reduced range: on this STM32 series, A… 108 /* Equivalent mask of ADC_CHANNEL_NUMBER_MASK aligned on register LSB (bit 0) / 165 / on one of the common sampling time available. / 175 / (feature of several watchdogs not available on all STM32 families)). / 179 / selection on groups. / 242 …rty "rs": Software can read as well as set this bit. Writing '0' has no effect on the bit value. / 250 …1FFF75A8UL)) /* Internal temperature sensor, address of parameter TS_CAL1: On STM32G0, temperature… 251 …1FFF75CAUL)) /* Internal temperature sensor, address of parameter TS_CAL2: On STM32G0, temperature… 309 * @note These parameters have an impact on ADC scope: ADC instance. [all …]
D	stm32g0xx_ll_dmamux.h	298 … DMAMUX_CxCR_SPOL_0 /!< Synchronization on event on rising edge / 299 … DMAMUX_CxCR_SPOL_1 /!< Synchronization on event on falling edge / 300 …ALLING (DMAMUX_CxCR_SPOL_0 \| DMAMUX_CxCR_SPOL_1) /!< Synchronization on event on rising and fall… 354 …xCR_GPOL_0 /!< External DMA request generation on event on rising edge / 355 …CR_GPOL_1 /!< External DMA request generation on event on falling edge / 356 …_RGxCR_GPOL_0 \| DMAMUX_RGxCR_GPOL_1) /!< External DMA request generation on rising and falling e… 442 …* DMAMUX channel 7 to 11 are mapped to DMA2 channel 1 to 5 (**** only available on chip wh… 451 * @arg @ref LL_DMAMUX_CHANNEL_5 (** only available on some devices *) 452 @arg @ref LL_DMAMUX_CHANNEL_6 (** only available on some devices *) 454 @arg All the next values are only available on chip which support DMA2: [all …]
/hal_stm32-2.7.6/stm32cube/stm32l0xx/drivers/include/
D	stm32l0xx_ll_adc.h	53 …r edge set to rising edge (default setting for compatibility with some ADC on other STM32 families… 87 /* Equivalent mask of ADC_CHANNEL_NUMBER_MASK aligned on register LSB (bit 0) / 143 / (feature of several watchdogs not available on all STM32 families)). / 188 …rty "rs": Software can read as well as set this bit. Writing '0' has no effect on the bit value. / 196 /* Note: On device STM32L011, calibration parameter TS_CAL1 is not available. / 198 …x1FF8007AU)) / Internal temperature sensor, address of parameter TS_CAL1: On STM32L0, temperature… 200 …x1FF8007EU)) /* Internal temperature sensor, address of parameter TS_CAL2: On STM32L0, temperature… 253 * @note These parameters have an impact on ADC scope: ADC instance. 262 * (setting possible with ADC enabled without conversion on going, 263 * ADC enabled with conversion on going, ...) [all …]
/hal_stm32-2.7.6/stm32cube/stm32f1xx/drivers/include/
D	stm32f1xx_ll_adc.h	117 /* Equivalent mask of ADC_CHANNEL_NUMBER_MASK aligned on register LSB (bit 0) / 122 …DC instances, in case of different ADC internal channels mapped on same channel number on differen… 179 / (feature of several watchdogs not available on all STM32 families)). / 212 (shift mask on register position bit 0). 261 * @note These parameters have an impact on ADC scope: ADC instance. 263 * of ADC group injected depends on STM32 families). 272 * (setting possible with ADC enabled without conversion on going, 273 * ADC enabled with conversion on going, ...) 295 * @note These parameters have an impact on ADC scope: ADC group regular. 305 * (setting possible with ADC enabled without conversion on going, [all …]
D	stm32f1xx_hal_gpio_ex.h	54 #define AFIO_EVENTOUT_PIN_0 AFIO_EVCR_PIN_PX0 /!< EVENTOUT on pin 0 / 55 #define AFIO_EVENTOUT_PIN_1 AFIO_EVCR_PIN_PX1 /!< EVENTOUT on pin 1 / 56 #define AFIO_EVENTOUT_PIN_2 AFIO_EVCR_PIN_PX2 /!< EVENTOUT on pin 2 / 57 #define AFIO_EVENTOUT_PIN_3 AFIO_EVCR_PIN_PX3 /!< EVENTOUT on pin 3 / 58 #define AFIO_EVENTOUT_PIN_4 AFIO_EVCR_PIN_PX4 /!< EVENTOUT on pin 4 / 59 #define AFIO_EVENTOUT_PIN_5 AFIO_EVCR_PIN_PX5 /!< EVENTOUT on pin 5 / 60 #define AFIO_EVENTOUT_PIN_6 AFIO_EVCR_PIN_PX6 /!< EVENTOUT on pin 6 / 61 #define AFIO_EVENTOUT_PIN_7 AFIO_EVCR_PIN_PX7 /!< EVENTOUT on pin 7 / 62 #define AFIO_EVENTOUT_PIN_8 AFIO_EVCR_PIN_PX8 /!< EVENTOUT on pin 8 / 63 #define AFIO_EVENTOUT_PIN_9 AFIO_EVCR_PIN_PX9 /!< EVENTOUT on pin 9 / [all …]
/hal_stm32-2.7.6/stm32cube/stm32l5xx/drivers/include/
D	stm32l5xx_ll_adc.h	117 …r edge set to rising edge (default setting for compatibility with some ADC on other STM32 families… 145 …r edge set to rising edge (default setting for compatibility with some ADC on other STM32 families… 185 /* Equivalent mask of ADC_CHANNEL_NUMBER_MASK aligned on register LSB (bit 0) / 190 …DC instances, in case of different ADC internal channels mapped on same channel number on differen… 288 / (feature of several watchdogs not available on all STM32 families)). / 292 / selection on groups. / 341 …rty "rs": Software can read as well as set this bit. Writing '0' has no effect on the bit value. / 349 …0BFA05A8UL)) /* Internal temperature sensor, address of parameter TS_CAL1: On STM32L5, temperature… 350 …0BFA05CAUL)) /* Internal temperature sensor, address of parameter TS_CAL2: On STM32L5, temperature… 401 … @note On this STM32 series, if ADC group injected is used, some [all …]
/hal_stm32-2.7.6/stm32cube/stm32wlxx/drivers/include/
D	stm32wlxx_ll_adc.h	72 …r edge set to rising edge (default setting for compatibility with some ADC on other STM32 families… 104 …FFSET_POS) /* Equivalent to ADC_CHANNEL_ID_NUMBER_MASK with reduced range: on this STM32 series, A… 108 /* Equivalent mask of ADC_CHANNEL_NUMBER_MASK aligned on register LSB (bit 0) / 164 / on one of the common sampling time available. / 174 / (feature of several watchdogs not available on all STM32 families)). / 178 / selection on groups. / 241 …rty "rs": Software can read as well as set this bit. Writing '0' has no effect on the bit value. / 249 …1FFF75A8UL)) /* Internal temperature sensor, address of parameter TS_CAL1: On STM32WL, temperature… 250 …1FFF75C8UL)) /* Internal temperature sensor, address of parameter TS_CAL2: On STM32WL, temperature… 308 * @note These parameters have an impact on ADC scope: ADC instance. [all …]
/hal_stm32-2.7.6/stm32cube/stm32mp1xx/drivers/include/
D	stm32mp1xx_ll_adc.h	132 …r edge set to rising edge (default setting for compatibility with some ADC on other STM32 families… 160 …r edge set to rising edge (default setting for compatibility with some ADC on other STM32 families… 200 /* Equivalent mask of ADC_CHANNEL_NUMBER_MASK aligned on register LSB (bit 0) / 305 / (feature of several watchdogs not available on all STM32 families)). / 309 / selection on groups. / 359 …rty "rs": Software can read as well as set this bit. Writing '0' has no effect on the bit value. / 367 …5C00525CUL)) /* Internal temperature sensor, address of parameter TS_CAL1: On STM32MP1, temperatur… 368 …5C00525EUL)) /* Internal temperature sensor, address of parameter TS_CAL2: On STM32MP1, temperatur… 421 … @note On this STM32 series, if ADC group injected is used, some 448 * @note These parameters have an impact on ADC scope: ADC instance. [all …]
/hal_stm32-2.7.6/stm32cube/stm32f3xx/drivers/src/
D	stm32f3xx_hal_adc_ex.c	11 * ++ Multimode feature (available on devices with 2 ADCs or more) 14 * ++ Channels configuration on injected group 74 /* Timeout to wait for current conversion on going to be completed. / 109 / been in power-on state for at least two ADC clock cycles. / 208 depending on possible clock sources: AHB clock or PLL clock. 211 * @note Possibility to update parameters on the fly: 215 * structure on the fly, without modifying MSP configuration. If ADC 229 * case of update of a parameter of ADC_InitTypeDef on the fly, 277 /* Refer to header of this file for more details on clock enabling / in HAL_ADC_Init() 375 / correctly completed and if there is no conversion on going on regular */ in HAL_ADC_Init() [all …]

12 3 4 5 6 7 8 9 10 >>...96

TraceRecorderSource-2.7.6
TraceRecorderSource-3.4.0
Zephyr-Core-2.7.6
Zephyr-Core-3.4.0
Zephyr-Core-3.5.0
Zephyr-Core-3.6.0
Zephyr-Core-3.7.0
acpica-3.5.0
acpica-3.6.0
acpica-3.7.0
babblesim_base-3.4.0
babblesim_base-3.6.0-3.5.0
babblesim_base-3.7.0
babblesim_ext_2G4_channel_NtNcable-3.7.0-3.6.0-3.5.0-3.4.0
babblesim_ext_2G4_channel_multiatt-3.4.0
babblesim_ext_2G4_channel_multiatt-3.7.0-3.6.0-3.5.0
babblesim_ext_2G4_device_WLAN_actmod-3.7.0-3.6.0-3.5.0-3.4.0
babblesim_ext_2G4_device_burst_interferer-3.7.0-3.6.0-3.5.0-3.4.0
babblesim_ext_2G4_device_playback-3.6.0-3.5.0-3.4.0
babblesim_ext_2G4_device_playback-3.7.0
babblesim_ext_2G4_libPhyComv1-3.6.0-3.5.0-3.4.0
babblesim_ext_2G4_libPhyComv1-3.7.0
babblesim_ext_2G4_modem_BLE_simple-3.4.0
babblesim_ext_2G4_modem_BLE_simple-3.6.0-3.5.0
babblesim_ext_2G4_modem_BLE_simple-3.7.0
babblesim_ext_2G4_modem_magic-3.6.0-3.5.0-3.4.0
babblesim_ext_2G4_modem_magic-3.7.0
babblesim_ext_2G4_phy_v1-3.4.0
babblesim_ext_2G4_phy_v1-3.6.0-3.5.0
babblesim_ext_2G4_phy_v1-3.7.0
babblesim_ext_libCryptov1-3.7.0-3.6.0-3.5.0-3.4.0
bsim-3.4.0
bsim-3.6.0-3.5.0
bsim-3.7.0
canopennode-2.7.6
canopennode-3.5.0-3.4.0
chre-3.4.0
civetweb-2.7.6
cmsis-2.7.6
cmsis-3.4.0
cmsis-3.5.0
cmsis-3.7.0-3.6.0
cmsis-dsp-3.5.0
cmsis-dsp-3.7.0-3.6.0
cmsis-nn-3.6.0-3.5.0
cmsis-nn-3.7.0
edtt-2.7.6
edtt-3.6.0-3.5.0-3.4.0
edtt-3.7.0
fatfs-2.7.6
fatfs-3.7.0-3.6.0-3.5.0-3.4.0
hal_adi-3.7.0
hal_altera-2.7.6
hal_altera-3.6.0-3.5.0-3.4.0
hal_altera-3.7.0
hal_ambiq-3.5.0
hal_ambiq-3.6.0
hal_ambiq-3.7.0
hal_atmel-2.7.6
hal_atmel-3.5.0-3.4.0
hal_atmel-3.6.0
hal_atmel-3.7.0
hal_cypress-2.7.6
hal_espressif-2.7.6
hal_espressif-3.4.0
hal_espressif-3.5.0
hal_espressif-3.6.0
hal_espressif-3.7.0
hal_ethos_u-3.6.0-3.5.0-3.4.0
hal_ethos_u-3.7.0
hal_gigadevice-3.7.0-3.6.0-3.5.0-3.4.0
hal_infineon-2.7.6
hal_infineon-3.4.0
hal_infineon-3.5.0
hal_infineon-3.6.0
hal_infineon-3.7.0
hal_intel-3.5.0
hal_intel-3.6.0
hal_intel-3.7.0
hal_microchip-2.7.6
hal_microchip-3.6.0-3.5.0-3.4.0
hal_microchip-3.7.0
hal_nordic-2.7.6
hal_nordic-3.4.0
hal_nordic-3.5.0
hal_nordic-3.6.0
hal_nordic-3.7.0
hal_nuvoton-2.7.6
hal_nuvoton-3.4.0
hal_nuvoton-3.5.0
hal_nuvoton-3.6.0
hal_nuvoton-3.7.0
hal_nxp-2.7.6
hal_nxp-3.4.0
hal_nxp-3.5.0
hal_nxp-3.6.0
hal_nxp-3.7.0
hal_openisa-2.7.6
hal_openisa-3.5.0-3.4.0
hal_openisa-3.7.0-3.6.0
hal_quicklogic-3.6.0-3.5.0-3.4.0-2.7.6
hal_quicklogic-3.7.0
hal_renesas-3.4.0
hal_renesas-3.5.0
hal_renesas-3.6.0
hal_renesas-3.7.0
hal_rpi_pico-3.4.0
hal_rpi_pico-3.7.0-3.6.0-3.5.0
hal_silabs-2.7.6
hal_silabs-3.4.0
hal_silabs-3.5.0
hal_silabs-3.6.0
hal_silabs-3.7.0
hal_st-2.7.6
hal_st-3.4.0
hal_st-3.5.0
hal_st-3.6.0
hal_st-3.7.0
hal_stm32-2.7.6
hal_stm32-3.4.0
hal_stm32-3.5.0
hal_stm32-3.6.0
hal_stm32-3.7.0
hal_telink-2.7.6
hal_telink-3.6.0-3.5.0-3.4.0
hal_telink-3.7.0
hal_ti-2.7.6
hal_ti-3.4.0
hal_ti-3.7.0-3.6.0-3.5.0
hal_wurthelektronik-3.5.0-3.4.0
hal_wurthelektronik-3.7.0-3.6.0
hal_xtensa-2.7.6
hal_xtensa-3.4.0
hal_xtensa-3.5.0
hal_xtensa-3.6.0
hal_xtensa-3.7.0
hostap-3.6.0
hostap-3.7.0
liblc3-3.5.0-3.4.0
liblc3-3.7.0-3.6.0
libmetal-2.7.6
libmetal-3.5.0-3.4.0
libmetal-3.6.0
libmetal-3.7.0
littlefs-2.7.6
littlefs-3.5.0-3.4.0
littlefs-3.7.0-3.6.0
loramac-node-2.7.6
loramac-node-3.4.0
loramac-node-3.6.0-3.5.0
loramac-node-3.7.0
lvgl-2.7.6
lvgl-3.4.0
lvgl-3.5.0
lvgl-3.6.0
lvgl-3.7.0
lz4-3.4.0-2.7.6
mbedtls-2.7.6
mbedtls-3.4.0
mbedtls-3.5.0
mbedtls-3.6.0
mbedtls-3.7.0
mcuboot-2.7.6
mcuboot-3.4.0
mcuboot-3.5.0
mcuboot-3.6.0
mcuboot-3.7.0
mcumgr-2.7.6
mipi-sys-t-2.7.6
mipi-sys-t-3.4.0
mipi-sys-t-3.6.0-3.5.0
mipi-sys-t-3.7.0
nanopb-2.7.6
nanopb-3.4.0
net-tools-2.7.6
net-tools-3.4.0
net-tools-3.5.0
net-tools-3.6.0
net-tools-3.7.0
nrf_hw_models-2.7.6
nrf_hw_models-3.4.0
nrf_hw_models-3.5.0
nrf_hw_models-3.6.0
nrf_hw_models-3.7.0
open-amp-2.7.6
open-amp-3.4.0
open-amp-3.5.0
open-amp-3.6.0
open-amp-3.7.0
openthread-2.7.6
openthread-3.4.0
openthread-3.5.0
openthread-3.6.0
openthread-3.7.0
percepio-3.5.0
percepio-3.6.0
percepio-3.7.0
picolibc-3.5.0-3.4.0
picolibc-3.7.0-3.6.0
psa-arch-tests-3.4.0
segger-2.7.6
segger-3.4.0
segger-3.6.0-3.5.0
segger-3.7.0
sof-2.7.6
sof-3.4.0
tf-m-tests-3.4.0
tflite-micro-3.4.0-2.7.6
thrift-3.4.0
tinycbor-2.7.6
tinycrypt-3.6.0-3.5.0-3.4.0-2.7.6
tinycrypt-3.7.0
trusted-firmware-a-3.4.0
trusted-firmware-a-3.6.0-3.5.0
trusted-firmware-a-3.7.0
trusted-firmware-m-3.4.0
trusted-firmware-m-3.5.0
trusted-firmware-m-3.6.0
trusted-firmware-m-3.7.0
uoscore-uedhoc-3.4.0
uoscore-uedhoc-3.5.0
uoscore-uedhoc-3.6.0
uoscore-uedhoc-3.7.0
zcbor-3.5.0-3.4.0
zcbor-3.6.0
zcbor-3.7.0
zscilib-3.4.0