Home
last modified time | relevance | path

Searched +full:dc +full:- +full:gain (Results 1 – 14 of 14) sorted by relevance

/Zephyr-latest/tests/drivers/audio/dmic_api/boards/
Dmimxrt595_evk_mimxrt595s_cm33.overlay2 * SPDX-License-Identifier: Apache-2.0
7 /* Enable PDM channels 0-3,
8 * Gain settings are configured for testing with a PDM generator,
9 * using a -20dbFS sine wave.
12 dmic-channel@0 {
15 dc-cutoff = "155hz";
16 dc-gain = <1>;
19 dmic-channel@1 {
22 dc-cutoff = "155hz";
23 dc-gain = <1>;
[all …]
Drd_rw612_bga.overlay2 * SPDX-License-Identifier: Apache-2.0
7 /* Enable PDM channels 0-3,
8 * Gain settings are configured for testing with a PDM generator,
9 * using a -20dbFS sine wave.
12 dmic-channel@0 {
15 dc-cutoff = "155hz";
16 dc-gain = <1>;
19 dmic-channel@1 {
22 dc-cutoff = "155hz";
23 dc-gain = <1>;
[all …]
/Zephyr-latest/dts/bindings/audio/
Dnxp,dmic.yaml2 # SPDX-License-Identifier: Apache-2.0
8 include: [base.yaml, pinctrl-device.yaml]
17 pinctrl-0:
31 child-binding:
33 NXP DMIC channel. Can be used to configure filtering and gain attributes
36 compatible: "nxp,dmic-channel"
47 Decimator gain shift. Sets the number of bits to shift decimated PCM
48 data by, as a positive or negative number. Range of [-15,15]. Default
51 compensation-2fs:
55 - "zero"
[all …]
/Zephyr-latest/boards/nxp/rd_rw612_bga/
Drd_rw612_bga.dtsi2 * Copyright 2022-2024 NXP
4 * SPDX-License-Identifier: Apache-2.0
8 #include "rd_rw612_bga-pinctrl.dtsi"
9 #include <zephyr/dt-bindings/input/input-event-codes.h>
16 usart-0 = &flexcomm3;
18 i2c-0 = &flexcomm2;
20 dmic-dev = &dmic0;
21 mcuboot-button0 = &sw_4;
22 pwm-0 = &sctimer;
28 zephyr,code-partition = &slot0_partition;
[all …]
/Zephyr-latest/soc/intel/intel_adsp/cavs/include/cavs25/
Ddmic_regs.h1 /* SPDX-License-Identifier: Apache-2.0 */
65 /* Common FIFO channels register (primary & secondary) (0000 - 0FFF)
79 * (crossed out) 0010h LOCAL_TSC0 64-bit Wall Clock timestamp
80 * (crossed out) 0018h LOCAL_SAMPLE0 64-bit Sample Count
81 * 001Ch - 00FFh Reserved space for extensions
121 /* DC offset for left channel */
124 /* DC offset for right channel */
127 /* Gain for left channel */
130 /* Gain for right channel */
235 /* Number of bits for shift right in the output stage of the CIC filter to compensate the gain
[all …]
/Zephyr-latest/soc/intel/intel_adsp/ace/include/
Ddmic_regs.h1 /* SPDX-License-Identifier: Apache-2.0 */
42 /* Capture Link Select - select which link wall clock to time stamp. */
68 /* Common FIFO channels register (primary & secondary) (0000 - 0FFF)
82 * (crossed out) 0010h LOCAL_TSC0 64-bit Wall Clock timestamp
83 * (crossed out) 0018h LOCAL_SAMPLE0 64-bit Sample Count
84 * 001Ch - 00FFh Reserved space for extensions
124 /* DC offset for left channel */
127 /* DC offset for right channel */
130 /* Gain for left channel */
133 /* Gain for right channel */
[all …]
/Zephyr-latest/boards/nxp/mimxrt685_evk/
Dmimxrt685_evk_mimxrt685s_cm33.dts2 * Copyright 2020-2024 NXP
4 * SPDX-License-Identifier: Apache-2.0
7 /dts-v1/;
10 #include <zephyr/dt-bindings/pwm/pwm.h>
11 #include <zephyr/dt-bindings/input/input-event-codes.h>
13 #include "mimxrt685_evk-pinctrl.dtsi"
16 model = "NXP MIMXRT685-EVK board";
25 usart-0 = &flexcomm0;
27 pwm-0 = &sc_timer;
28 pwm-led0 = &green_pwm_led;
[all …]
/Zephyr-latest/drivers/dai/intel/dmic/
Ddmic.h4 * SPDX-License-Identifier: Apache-2.0
13 * The unmute linear gain ramp chacteristic is defined here.
29 #define DMIC_HW_CIC_SHIFT_MIN -8
42 /* DC offset compensation time constants */
53 #define DMIC_HW_FIR_COEF_MAX ((1 << (DMIC_HW_BITS_FIR_COEF - 1)) - 1)
54 #define DMIC_HW_FIR_COEF_Q (DMIC_HW_BITS_FIR_COEF - 1)
60 #define DMIC_HW_FIR_GAIN_MAX ((1 << (DMIC_HW_BITS_FIR_GAIN - 1)) - 1)
66 * and 200 ms for 16 kHz. The first parameter is the initial gain in
67 * decibels, set to -90 dB.
72 * dy = y48 - y16; dx = 48000 - 16000;
[all …]
/Zephyr-latest/boards/nxp/mimxrt595_evk/
Dmimxrt595_evk_mimxrt595s_cm33.dts2 * Copyright 2022-2023, NXP
4 * SPDX-License-Identifier: Apache-2.0
7 /dts-v1/;
10 #include <zephyr/dt-bindings/input/input-event-codes.h>
12 #include "mimxrt595_evk_mimxrt595s_cm33-pinctrl.dtsi"
16 model = "NXP MIMXRT595-EVK board";
25 usart-0 = &flexcomm0;
30 pwm-0 = &sc_timer;
31 dmic-dev = &dmic0;
32 mcuboot-button0 = &user_button_1;
[all …]
/Zephyr-latest/doc/connectivity/bluetooth/shell/audio/
Dcap.rst9 The Acceptor will typically be a resource-constrained device, such as a headset, earbud or hearing
20 .. code-block:: console
23 cap_acceptor --help
24 cap_acceptor - Bluetooth CAP acceptor shell commands
27 [rank <int>] [not-lockable] [sirk <data>]
39 ------------------
42 :code:`bt adv-data` or :code:`bt advertise` must be called again to set the new advertising data.
46 .. code-block:: console
52 ------------------------
56 .. code-block:: console
[all …]
/Zephyr-latest/doc/releases/
Dmigration-guide-4.0.rst39 to define default flash and ram partitioning based on TF-M.
60 specify it using the west ``--runner`` or ``-r`` option. (:github:`75284`)
61 * ADC: Domain clock needs to be explicitly defined if property st,adc-clock-source = <ASYNC> is use…
85 Trusted Firmware-M
130 Chip variants with open-drain outputs (``mcp23x09``, ``mcp23x18``) now correctly reflect this in
134 * The ``power-domain`` property has been removed in favor of ``power-domains``.
136 ``power-domain-names`` is also available to optionally name each entry in
137 ``power-domains``. The number of cells in the ``power-domains`` property need
138 to be defined using ``#power-domain-cells``.
143 * For all STM32 ADC that selects an asynchronous clock through ``st,adc-clock-source`` property,
[all …]
Dmigration-guide-3.6.rst35 instead use the new ``-DFILE_SUFFIX`` feature :ref:`application-file-suffixes`.
57 * NXP: Enabled :ref:`linkserver<linkserver-debug-host-tools>` to be the default runner on the
72 To enable them again use the ``west config manifest.project-filter -- +<module
73 name>`` command, or ``west config manifest.group-filter -- +optional`` to
81 command e.g. ``west flash --erase``. (:github:`64703`)
86 * If you have zcbor-generated code that relies on the zcbor libraries through Zephyr, you must
92 * Names sometimes gain suffixes like ``_m`` or ``_l`` for disambiguation.
123 macro avoids run-time string comparisons, and is also safer because it will
126 .. list-table::
127 :header-rows: 1
[all …]
Drelease-notes-4.0.rst15 is now the standard way to provide device-specific protection to data at rest. (:github:`76222`)
18 :ref:`ZMS <zms_api>` is a new key-value storage subsystem compatible with all non-volatile storage
25 runtime configuration through vendor specific APIs. Initially the :dtcompatible:`nordic,nrf-comp`,
26 :dtcompatible:`nordic,nrf-lpcomp` and :dtcompatible:`nxp,kinetis-acmp` are supported.
31 Initially implemented drivers include a simple :dtcompatible:`zephyr,gpio-steppers` and a complex
32 sensor-less stall-detection capable with integrated ramp-controller :dtcompatible:`adi,tmc5041`.
50 directory for :zephyr:code-sample-category:`code samples <samples>`.
70 * :cve:`2024-8798`: Under embargo until 2024-11-22
71 * :cve:`2024-10395`: Under embargo until 2025-01-23
72 * :cve:`2024-11263` `Zephyr project bug tracker GHSA-jjf3-7x72-pqm9
[all …]
/Zephyr-latest/boards/espressif/esp32s3_eye/
Desp32s3_eye_procpu.dts4 * SPDX-License-Identifier: Apache-2.0
6 /dts-v1/;
9 #include "esp32s3_eye-pinctrl.dtsi"
10 #include <zephyr/dt-bindings/input/input-event-codes.h>
11 #include <zephyr/dt-bindings/input/esp32-touch-sensor-input.h>
12 #include <zephyr/dt-bindings/mipi_dbi/mipi_dbi.h>
16 model = "Espressif ESP32S3-EYE PROCPU";
20 i2c-0 = &i2c0;
29 zephyr,shell-uart = &usb_serial;
31 zephyr,code-partition = &slot0_partition;
[all …]