Home
last modified time | relevance | path

Searched full:wb (Results 1 – 25 of 51) sorted by relevance

123

/Zephyr-latest/tests/drivers/clock_control/stm32_clock_configuration/stm32_common_devices/
Dtestcase.yaml4 drivers.clock.stm32_clock_configuration.common_device.wb.i2c1_hsi_lptim1_lse:
7 drivers.clock.stm32_clock_configuration.common_device.wb.i2c1_sysclk_lptim1_lsi:
/Zephyr-latest/dts/arm/st/wb/
Dstm32wb55.dtsi7 #include <st/wb/stm32wb.dtsi>
Dstm32wb55Xg.dtsi8 #include <st/wb/stm32wb55.dtsi>
/Zephyr-latest/dts/bindings/flash_controller/
Dst,stm32wb-flash-controller.yaml1 description: STM32 WB flash controller
/Zephyr-latest/scripts/
Dmake_bugs_pickle.py50 return open(sys.stdout.fileno(), 'wb', closefd=False)
52 return open(args.out_file, 'wb')
Dgen_gcov_files.py60 with open(filename, 'wb') as fp:
/Zephyr-latest/scripts/west_commands/fetchers/
Dhttp.py20 open(path, "wb").write(resp.content)
/Zephyr-latest/dts/bindings/gpio/
Dadi,max22190-gpio.yaml9 mean WB functionality and filters could be set. Reffering to:
89 channel, so to enable WB functionality set 1.
90 If WB on specific channel is disabled , FAULT will not be rised in case
/Zephyr-latest/boards/st/stm32wb5mmg/
Dstm32wb5mmg.dts8 #include <st/wb/stm32wb55Xg.dtsi>
9 #include <st/wb/stm32wb55vgyx-pinctrl.dtsi>
/Zephyr-latest/subsys/tracing/
Dtracing_backend_posix_bottom.c15 f = fopen(file_name, "wb"); in tracing_backend_posix_init_bottom()
/Zephyr-latest/tests/drivers/clock_control/stm32_clock_configuration/stm32_common_core/
Dtestcase.yaml165 drivers.clock.stm32_clock_configuration.common_core.wb.sysclksrc_hse_32:
170 drivers.clock.stm32_clock_configuration.common_core.wb.sysclksrc_pll_48_hsi_16:
175 drivers.clock.stm32_clock_configuration.common_core.wb.sysclksrc_pll_64_hse_32:
180 drivers.clock.stm32_clock_configuration.common_core.wb.sysclksrc_pll_48_msi_4:
/Zephyr-latest/scripts/tracing/
Dtrace_capture_uart.py43 with open(output_file, "wb") as file_desc:
Dtrace_capture_usb.py89 with open(output_file, "wb") as file_desc:
/Zephyr-latest/scripts/pylib/pytest-twister-harness/src/twister_harness/device/
Dfifo_handler.py63 self._fifo_in_file = open(self._fifo_in_path, 'wb', buffering=0)
87 open(self._fifo_out_path, 'wb', buffering=0)
/Zephyr-latest/boards/st/stm32wb5mm_dk/
Dstm32wb5mm_dk.dts8 #include <st/wb/stm32wb55Xg.dtsi>
9 #include <st/wb/stm32wb55vgyx-pinctrl.dtsi>
/Zephyr-latest/boards/phytec/reel_board/
Dreel_board_nrf52840_2.overlay68 80 60 40 00 00 00 00 /* LUT2: WB: VS 0..6 */
101 40 00 00 00 00 00 00 /* LUT2: WB: VS0..6 */
/Zephyr-latest/drivers/gpio/
Dgpio_max22190.c192 enum max22190_ch_wb_state wb[MAX22190_CHANNELS]; member
245 * @brief Update chan WB state in max22190_data
255 data->wb[ch_n] = (val >> ch_n) & 0x1; in max22190_update_wb_stat()
333 /* in case of writing register we get as second byte WB reg */ in max22190_reg_transceive()
440 /* We are reading WB reg because on first byte will be clocked out DI reg in max22190_state_get()
441 * on second byte we will ge WB value. in max22190_state_get()
/Zephyr-latest/scripts/coredump/
Dcoredump_serial_log_parser.py37 outfile = open(args.outfile, "wb")
/Zephyr-latest/boards/st/nucleo_wb55rg/
Dnucleo_wb55rg.dts8 #include <st/wb/stm32wb55Xg.dtsi>
9 #include <st/wb/stm32wb55rgvx-pinctrl.dtsi>
/Zephyr-latest/arch/x86/
Dgen_idt.py87 with open(filename, "wb") as fp:
107 with open(filename, "wb") as fp:
286 with open(filename, "wb") as fp:
/Zephyr-latest/scripts/pylib/pytest-twister-harness/tests/resources/
Dfifo_mock.py70 with FifoFile(write_path, 'wb') as wf, FifoFile(read_path, 'rb'):
/Zephyr-latest/soc/mediatek/mt8xxx/
Dgen_img.py92 with open(out_file, "wb") as of:
/Zephyr-latest/scripts/coccinelle/
Dfind_functions.cocci120 with open("function_names.pickle", "wb") as f:
/Zephyr-latest/samples/modules/tflite-micro/magic_wand/train/
Dtrain.py160 open("model.tflite", "wb").write(tflite_model)
168 open("model_quantized.tflite", "wb").write(tflite_model)
/Zephyr-latest/soc/intel/intel_ish/utils/
Dbuild_ish_firmware.py60 with open(args.output, 'wb') as f:

123