Searched full:swclk (Results 1 – 22 of 22) sorted by relevance
| /Zephyr-latest/include/zephyr/drivers/ |
| D | swdp.h | 86 * @brief Set SWCLK, SWDPIO, and nRESET pins state
98 * @brief Get SWCLK, SWDPIO, and nRESET pins state
131 * @note SWDPIO is set to output mode, SWCLK and nRESET are set to high level.
|
| /Zephyr-latest/boards/seeed/wio_terminal/doc/ |
| D | index.rst | 110 #. Solder cables to the :code:`SWCLK`, :code:`SWDIO`, :code:`RESET`,
114 #. Connect the board to the probe by connecting the :code:`SWCLK`,
116 Wio Terminal to the :code:`SWCLK`, :code:`SWDIO`, :code:`RESET`,
|
| /Zephyr-latest/boards/adafruit/feather_m4_express/doc/ |
| D | index.rst | 132 #. Connect the board to the probe by connecting the :code:`SWCLK`,
134 Feather to the :code:`SWCLK`, :code:`SWDIO`, :code:`RESET`, :code:`GND`,
|
| /Zephyr-latest/boards/adafruit/itsybitsy_m4_express/doc/ |
| D | index.rst | 131 #. Connect the board to the probe by connecting the :code:`SWCLK`,
133 ItsyBitsy to the :code:`SWCLK`, :code:`SWDIO`, :code:`RESET`, :code:`GND`,
|
| /Zephyr-latest/boards/gd/gd32f407v_start/doc/ |
| D | index.rst | 63 (PA13/SWDIO and PA14/SWCLK in the JP6 header).
|
| /Zephyr-latest/boards/holyiot/yj16019/doc/ |
| D | index.rst | 59 * SWCLK = SCK
|
| /Zephyr-latest/dts/bindings/misc/ |
| D | zephyr,swdp-gpio.yaml | 65 description: GPIO pin used for SWCLK output
|
| /Zephyr-latest/boards/vcc-gnd/yd_stm32h750vb/doc/ |
| D | index.rst | 30 - LED_2 : PA14 (SWCLK)
|
| /Zephyr-latest/boards/wch/linkw/doc/ |
| D | index.rst | 75 * SWCLK = PA14
|
| /Zephyr-latest/boards/seeed/lora_e5_dev_board/ |
| D | lora_e5_dev_board.dts | 203 * Debug: PA13(swdio), PA14(swclk)
|
| /Zephyr-latest/boards/makerbase/mks_canable_v20/doc/ |
| D | index.rst | 50 - SWCLK : PA14
|
| /Zephyr-latest/drivers/dp/ |
| D | swdp_bitbang.c | 33 * Default SWCLK frequency in Hz.
88 /* Set SWCLK DAP hardware output pin to high level */
100 /* Set SWCLK DAP hardware output pin to low level */
|
| /Zephyr-latest/boards/ronoth/lodev/ |
| D | ronoth_lodev.dts | 67 <13 0 &gpioa 14 0>, /* PA14 / SWCLK */
|
| /Zephyr-latest/boards/segger/trb_stm32f407/doc/ |
| D | index.rst | 44 | 3 | GND | 4 | SWCLK/TCK |
|
| /Zephyr-latest/boards/arduino/nano_33_ble/doc/ |
| D | index.rst | 89 bit of difficult soldering. At a minimum, SWDIO and SWCLK need soldering (As
|
| /Zephyr-latest/boards/ronoth/lodev/doc/ |
| D | index.rst | 75 14 PA14 SWCLK
|
| D | s76s.rst | 122 PA14 I/O FT - SWCLK, USART2_TX, LPUART1_TX …
|
| /Zephyr-latest/boards/digilent/arty_a7/doc/ |
| D | index.rst | 107 ``IO39``, ``SWDIO`` on ``IO40``, and ``SWCLK`` on ``IO41``). Another option is
|
| /Zephyr-latest/boards/ezurio/bl654_sensor_board/doc/ |
| D | bl654_sensor_board.rst | 154 | 4 | SWCLK | Serial wire clock input pin | IN |
|
| /Zephyr-latest/boards/antmicro/myra_sip_baseboard/doc/ |
| D | index.rst | 186 - SWCLK-JTCK : PA14
|
| /Zephyr-latest/boards/olimex/olimexino_stm32/doc/ |
| D | index.rst | 55 | 4 | TCK / SWCLK | JTCK / SWCLK / PA14 |
|
| /Zephyr-latest/boards/olimex/stm32_h103/doc/ |
| D | index.rst | 78 | 9 | PA14 / TCK / SWCLK | 10 | GND |
|
