Home
last modified time | relevance | path

Searched full:rom (Results 1 – 25 of 412) sorted by relevance

12345678910>>...17

/Zephyr-latest/include/zephyr/linker/
Dcommon-rom.ld3 #include <zephyr/linker/common-rom/common-rom-kernel-devices.ld>
5 #include <zephyr/linker/common-rom/common-rom-ztest.ld>
7 #include <zephyr/linker/common-rom/common-rom-init.ld>
9 #include <zephyr/linker/common-rom/common-rom-net.ld>
11 #include <zephyr/linker/common-rom/common-rom-bt.ld>
13 #include <zephyr/linker/common-rom/common-rom-logging.ld>
15 #include <zephyr/linker/common-rom/common-rom-debug.ld>
17 #include <zephyr/linker/common-rom/common-rom-interrupt-controllers.ld>
19 #include <zephyr/linker/common-rom/common-rom-misc.ld>
Dlinker-devnull.h41 /* Determine where to put the devnull region. It should be adjacent to the ROM
42 * region. If ROM starts after RAM or the distance between ROM and RAM is big
44 * the ROM region. If it cannot be done then the devnull region is placed before
45 * the ROM region. It is possible that the devnull region cannot be placed
46 * adjacent to the ROM (e.g. ROM starts at 0 and RAM follows ROM). In that
66 #error "Cannot place devnull segment adjacent to ROM region."
/Zephyr-latest/samples/modules/canopennode/objdict/
Dobjdict.eds61 ;StorageLocation=ROM
79 ;StorageLocation=ROM
85 ;StorageLocation=ROM
94 ;StorageLocation=ROM
103 ;StorageLocation=ROM
112 ;StorageLocation=ROM
121 ;StorageLocation=ROM
268 ;StorageLocation=ROM
277 ;StorageLocation=ROM
286 ;StorageLocation=ROM
[all …]
/Zephyr-latest/include/zephyr/drivers/sensor/
Dw1_sensor.h12 * runtime configuration of ROM IDs for 1-Wire Sensors.
33 /** Device unique 1-Wire ROM */
40 * @param rom Pointer to the rom struct.
43 static inline void w1_rom_to_sensor_value(const struct w1_rom *rom, in w1_rom_to_sensor_value() argument
46 val->val1 = sys_get_be64((uint8_t *)rom) & BIT64_MASK(32); in w1_rom_to_sensor_value()
47 val->val2 = sys_get_be64((uint8_t *)rom) >> 32; in w1_rom_to_sensor_value()
51 * @brief Function to write an rom id stored in a sensor value to a struct w1_rom ptr.
53 * @param val Sensor_value representing the rom.
54 * @param rom The rom struct ptr.
57 struct w1_rom *rom) in w1_sensor_value_to_rom() argument
[all …]
/Zephyr-latest/modules/canopennode/
Dcanopen_storage.c54 LOG_ERR("failed to save object dictionary ROM entries (err %d)", in canopen_odf_1010()
60 LOG_DBG("saved object dictionary ROM entries"); in canopen_odf_1010()
92 LOG_DBG("no object dictionary ROM entries to delete"); in canopen_odf_1011()
94 LOG_ERR("failed to delete object dictionary ROM entries" in canopen_odf_1011()
100 LOG_DBG("deleted object dictionary ROM entries"); in canopen_odf_1011()
157 } else if (!strncmp(key, "rom", nlen)) { in canopen_settings_set()
158 struct sCO_OD_ROM rom; in canopen_settings_set() local
160 len = read_cb(cb_arg, &rom, sizeof(rom)); in canopen_settings_set()
162 LOG_ERR("failed to restore object dictionary ROM" in canopen_settings_set()
166 if ((rom.FirstWord == CO_OD_FIRST_LAST_WORD) && in canopen_settings_set()
[all …]
/Zephyr-latest/soc/ti/simplelink/cc13x2x7_cc26x2x7/
DKconfig35 bool "ROM bootloader"
37 Enable the serial bootloader which resides in ROM on CC13xx / CC26xx
41 bool "ROM bootloader backdoor"
44 Enable the ROM bootloader backdoor which starts the bootloader if the
48 int "ROM bootloader backdoor pin"
57 int "ROM bootloader backdoor level"
/Zephyr-latest/soc/ti/simplelink/cc13x2_cc26x2/
DKconfig34 bool "ROM bootloader"
36 Enable the serial bootloader which resides in ROM on CC13xx / CC26xx
40 bool "ROM bootloader backdoor"
43 Enable the ROM bootloader backdoor which starts the bootloader if the
47 int "ROM bootloader backdoor pin"
56 int "ROM bootloader backdoor level"
/Zephyr-latest/samples/basic/minimal/
DREADME.rst4 Measure Zephyr's minimal ROM footprint in different configurations.
10 can be used to measure Zephyr's minimal ROM footprint in different
21 Building and measuring ROM size
24 The following combinations are suggested for comparing ROM sizes in different
29 * Reference ROM size: 7-8KB
42 * Reference ROM size: 7-8KB
55 * Reference ROM size: 3-4KB
68 * Reference ROM size: 4-5KB
81 * Reference ROM size: 2-3KB
/Zephyr-latest/soc/nxp/rw/
DKconfig29 Create data structures required by the boot ROM to boot the
40 The flash config offset provides the boot ROM with the on-board
41 flash type and parameters. The boot ROM requires a fixed flash conifg
48 The Image Vector Table (IVT) provides the boot ROM with pointers to
50 ROM requires a fixed IVT offset for each type of boot device.
/Zephyr-latest/soc/espressif/esp32s2/
Dsoc.h14 #include <esp32s2/rom/ets_sys.h>
15 #include <esp32s2/rom/spi_flash.h>
16 #include <esp32s2/rom/cache.h>
40 /* cache related rom functions */
56 /* data-cache related rom functions */
69 /* ROM information related to SPI Flash chip timing and device */
/Zephyr-latest/include/zephyr/drivers/
Dw1.h350 * @name 1-Wire ROM Commands
356 * providing their ROM code.
362 * providing its ROM code.
373 * This command allows the bus master to read the ROM code from a single slave
381 * This command allows the bus master to discover the addresses (i.e., ROM
455 /** Unique 1-Wire ROM. */
456 struct w1_rom rom; member
468 * @param rom found The ROM of the found slave.
471 typedef void (*w1_search_callback_t)(struct w1_rom rom, void *user_data);
474 * @brief Read Peripheral 64-bit ROM.
[all …]
/Zephyr-latest/scripts/ci/
Dupload_test_results_es.py38 "ROM":{
68 "ROM/symbols/name": "Root",
69 "ROM/symbols/size": 4320,
70 "ROM/symbols/identifier": "root",
71 "ROM/symbols/address": 0,
72 "ROM/symbols/(no paths)/size": 2222,
73 "ROM/symbols/(no paths)/identifier": ":",
74 "ROM/symbols/(no paths)/address": 0,
75 "ROM/symbols/(no paths)/var1/size": 20,
76 "ROM/symbols/(no paths)/var1/identifier": ":/var1",
[all …]
/Zephyr-latest/tests/kernel/device/src/
Dmmio.c52 * - If MMIO addresses are maintained in RAM, check that the ROM struct
54 * - If MMIO addresses are maintained in ROM, check that the DTS info,
55 * the ROM region, and the result of DEVICE_MMIO_GET() all
63 const struct z_device_mmio_rom *rom; in ZTEST() local
70 rom = DEVICE_MMIO_ROM_PTR(dev); in ZTEST()
84 zassert_equal(rom->phys_addr, DT_INST_REG_ADDR(0), "bad phys_addr"); in ZTEST()
85 zassert_equal(rom->size, DT_INST_REG_SIZE(0), "bad size"); in ZTEST()
91 zassert_equal(rom->addr, DT_INST_REG_ADDR(0), "bad addr"); in ZTEST()
92 zassert_equal(regs, rom->addr, "bad regs"); in ZTEST()
149 * - If MMIO addresses are maintained in RAM, check that the ROM struct
[all …]
/Zephyr-latest/soc/intel/intel_adsp/common/include/
Dmanifest.h57 * Module segment descriptor. Used by ROM - Immutable.
75 * Each module has an entry in the FW header. Used by ROM - Immutable.
93 * Each module has a configuration in the FW header. Used by ROM - Immutable.
117 * The firmware has a standard header that is checked by the ROM on firmware
120 * Used by ROM - Immutable.
145 * configs. Used by ROM - Immutable.
164 * Component Descriptor. Used by ROM - Immutable.
176 * Audio DSP extended metadata. Used by ROM - Immutable.
187 * Module Manifest for rimage module metadata. Not used by ROM.
/Zephyr-latest/soc/nxp/imxrt/
DKconfig23 Enable data structures required by the boot ROM to boot the
59 sequence (optional), etc. The boot ROM expects FlexSPI configuration
67 The Image Vector Table (IVT) provides the boot ROM with pointers to
69 ROM requires a fixed IVT offset for each type of boot device.
75 the boot ROM to initialize components such as an SDRAM. This is
96 As specified by the boot ROM, the External Memory configuration data must be
97 placed in a specific address location to be pointed by the boot ROM.
/Zephyr-latest/soc/intel/intel_adsp/cavs/include/cavs25/
Dadsp_imr_layout.h7 /* These structs and macros are from the ROM code header
10 * The ROM structs and code is lifted from:
16 * A magic that tells ROM to jump to imr_restore_vector instead of normal boot
/Zephyr-latest/samples/drivers/w1/scanner/src/
Dmain.c14 void w1_search_callback(struct w1_rom rom, void *user_data) in w1_search_callback() argument
16 LOG_INF("Device found; family: 0x%02x, serial: 0x%016llx", rom.family, in w1_search_callback()
17 w1_rom_to_uint64(&rom)); in w1_search_callback()
/Zephyr-latest/soc/renesas/ra/ra2a1/
Drom_start.ld7 /* ROM Registers start at address 0x00000400 */
10 /* Reserving 0x100 bytes of space for ROM registers. */
/Zephyr-latest/soc/renesas/ra/ra4m1/
Drom_start.ld7 /* ROM Registers start at address 0x00000400 */
10 /* Reserving 0x100 bytes of space for ROM registers. */
/Zephyr-latest/soc/espressif/esp32/
Dsoc.h12 #include <esp32/rom/ets_sys.h>
13 #include <esp32/rom/spi_flash.h>
63 /* ROM functions which read/write internal i2c control bus for PLL, APLL */
67 /* ROM information related to SPI Flash chip timing and device */
/Zephyr-latest/soc/renesas/ra/ra4w1/
Dopt_set_mem.ld7 /* ROM Registers start at address 0x00000400 */
10 /* Reserving 0x100 bytes of space for ROM registers. */
/Zephyr-latest/soc/renesas/ra/ra6m1/
Dopt_set_mem.ld7 /* ROM Registers start at address 0x00000400 */
10 /* Reserving 0x100 bytes of space for ROM registers. */
/Zephyr-latest/soc/renesas/ra/ra6m2/
Dopt_set_mem.ld7 /* ROM Registers start at address 0x00000400 */
10 /* Reserving 0x100 bytes of space for ROM registers. */
/Zephyr-latest/soc/renesas/ra/ra6m3/
Dopt_set_mem.ld7 /* ROM Registers start at address 0x00000400 */
10 /* Reserving 0x100 bytes of space for ROM registers. */
/Zephyr-latest/soc/sensry/ganymed/sy1xx/common/
Dlinker.ld28 #define ROMABLE_REGION ROM
31 ## ROM AREA ##
44 ROM (rx) : ORIGIN = ROM_BASE, LENGTH = ROM_SIZE /* 392kb */
97 GROUP_START(ROM)
107 #include <snippets-rom-start.ld>
115 } GROUP_LINK_IN(ROM)
122 #include <zephyr/linker/common-rom.ld>
141 #include <zephyr/linker/cplusplus-rom.ld>
146 GROUP_END(ROM)

12345678910>>...17