Home
last modified time | relevance | path

Searched full:m1 (Results 1 – 25 of 59) sorted by relevance

123

/Zephyr-latest/dts/bindings/cpu/
Darm,cortex-m1.yaml4 description: ARM Cortex-M1 CPU
6 compatible: "arm,cortex-m1"
/Zephyr-latest/samples/drivers/led/led_strip/boards/
Dthingy52_nrf52832.overlay4 * - M1.S connected to GND
5 * - SDOUT connected to M1.D
6 * - ~300 ohm resistor between M1.D and TP5 (5V / Vbus)
/Zephyr-latest/boards/digilent/arty_a7/doc/
Dindex.rst27 ARM Cortex-M1/M3 DesignStart FPGA
32 both the Cortex-M1 and the Cortex-M3 reference designs. The Cortex-M1 design
37 For more information about the ARM Cortex-M1/M3 DesignStart FPGA, see the
48 hardware features of the Cortex-M1 reference design:
65 The default configuration for the Cortex-M1 can be found in the defconfig file:
85 The Cortex-M1 reference design is configured to use the 100 MHz external
101 (SWD) capable debug probe connected to the ARM Cortex-M1 CPU.
114 using Xilinx Vivado as described in the ARM Cortex-M1/Cortex-M3 DesignStart FPGA
163 for the Cortex-M1 reference design:
185 the ARM Cortex-M1/M3 DesignStart FPGA Xilinx edition user guide. If the
/Zephyr-latest/drivers/modem/
DKconfig.simcom-sim708062 bool "Cat-M1"
64 Enable Cat-M1 mode.
/Zephyr-latest/boards/digilent/arty_a7/
Darty_a7_designstart_fpga_cortex_m1.dts12 model = "Digilent Arty A7 ARM DesignStart Cortex-M1";
20 compatible = "arm,cortex-m1";
Darty_a7_designstart_fpga_cortex_m1.yaml2 name: Digilent Arty A7 ARM DesignStart Cortex-M1
Dboard.cmake5 board_runner_args(jlink "--device=Cortex-M1" "--reset-after-load")
/Zephyr-latest/dts/bindings/display/
Dled-strip-matrix.yaml117 [M0][M1][M2]
122 [M0][M1][M2]
132 [M2][M1][M0]
137 [M2][M1][M0]
149 [M0][M1][M2]
154 [M0][M1][M2]
/Zephyr-latest/dts/bindings/stepper/allegro/
Dallegro,a4979.yml20 m1-gpios = <&gpiod 12 0>;
41 m1-gpios:
/Zephyr-latest/dts/bindings/stepper/ti/
Dti,drv8424.yaml23 m1-gpios = <&mikroe_stepper_gpios 1 0>;
53 m1-gpios:
/Zephyr-latest/tests/drivers/stepper/drv8424/api/boards/
Dnucleo_f767zi.overlay31 "M1",
50 m1-gpios = <&mikroe_stepper_gpios 1 0>;
Dmimxrt1060_evk_mimxrt1062_qspi_B.overlay31 "M1",
50 m1-gpios = <&mikroe_stepper_gpios 1 0>;
Dmimxrt1060_evk_mimxrt1062_qspi_C.overlay31 "M1",
50 m1-gpios = <&mikroe_stepper_gpios 1 0>;
/Zephyr-latest/scripts/tests/twister/
Dtest_platform.py146 ['m0', 'm1'],
154 ['m0', 'm1', 'm2'],
168 ['m0', 'm1', 'm4'],
270 'm1/boards/zephyr/p1e1/board.yml': """\
279 'm1/boards/zephyr/p1e1/twister.yaml': """\
285 'm1/boards/zephyr/p1e2/board.yml': """\
292 'm1/boards/zephyr/p2/board.yml': """\
299 'm1/boards/zephyr/p2/p2_s1_v1.yaml': """\
398 # m1/boards/zephyr/p1e1/twister.yaml (variant)
432 # m1/boards/zephyr/p2/p2_s1_v1.yaml
/Zephyr-latest/tests/arch/common/ramfunc/boards/
Darty_a7_designstart_fpga_cortex_m1.overlay9 /* Cortex-M1 DTCM is No-Execute (NX). Use BRAM instead. */
/Zephyr-latest/soc/arm/designstart/
DKconfig.soc14 ARM Cortex-M1 DesignStart FPGA
/Zephyr-latest/samples/net/cloud/aws_iot_mqtt/boards/
Dmg100.conf5 # NB-IoT has large latency, so increase timeouts. It is ok to use this for Cat-M1 as well.
Dpinnacle_100_dvk.conf5 # NB-IoT has large latency, so increase timeouts. It is ok to use this for Cat-M1 as well.
/Zephyr-latest/samples/net/sockets/http_get/
Doverlay-hl7800.conf7 # NB-IoT has large latency, so increase timeouts. It is ok to use this for Cat-M1 as well.
/Zephyr-latest/samples/net/lwm2m_client/
Doverlay-hl7800.conf11 # NB-IoT has large latency, so increase timeouts. It is ok to use this for Cat-M1 as well.
/Zephyr-latest/boards/rakwireless/rak5010/doc/
Dindex.rst7 with integrated LTE CAT M1 & NB1, GPS, BLE, and sensors.
8 It is built on the Quectel BG96 LTE CAT M1 & NB1 module,
30 - Quectel BG96, with LTE CAT M1, LTE NB1, and GNSS
/Zephyr-latest/tests/drivers/build_all/stepper/
Dgpio.dtsi31 m1-gpios = <&test_gpio 0 0>;
44 m1-gpios = <&test_gpio 0 0>;
/Zephyr-latest/subsys/net/lib/ptp/
Dmsg.c474 int ptp_msg_announce_cmp(const struct ptp_announce_msg *m1, const struct ptp_announce_msg *m2) in ptp_msg_announce_cmp() argument
476 int len = sizeof(m1->gm_priority1) + sizeof(m1->gm_clk_quality) + in ptp_msg_announce_cmp()
477 sizeof(m1->gm_priority1) + sizeof(m1->gm_id) + in ptp_msg_announce_cmp()
478 sizeof(m1->steps_rm); in ptp_msg_announce_cmp()
480 return memcmp(&m1->gm_priority1, &m2->gm_priority1, len); in ptp_msg_announce_cmp()
/Zephyr-latest/tests/drivers/stepper/stepper_api/boards/
Dnative_sim_ti_drv8424.overlay24 m1-gpios = <&gpio3 1 0>;
Dnucleo_f767zi_ti_drv8424.overlay26 m1-gpios = <&arduino_header 17 0>;

123