Searched full:lp (Results 1 – 25 of 87) sorted by relevance
1234
/Zephyr-latest/include/zephyr/dt-bindings/sensor/ |
D | lis2ds12.h | 17 #define LIS2DS12_DT_ODR_1Hz_LP 1 /* available in LP mode only */ 18 #define LIS2DS12_DT_ODR_12Hz5 2 /* available in LP and HR mode */ 19 #define LIS2DS12_DT_ODR_25Hz 3 /* available in LP and HR mode */ 20 #define LIS2DS12_DT_ODR_50Hz 4 /* available in LP and HR mode */ 21 #define LIS2DS12_DT_ODR_100Hz 5 /* available in LP and HR mode */ 22 #define LIS2DS12_DT_ODR_200Hz 6 /* available in LP and HR mode */ 23 #define LIS2DS12_DT_ODR_400Hz 7 /* available in LP and HR mode */ 24 #define LIS2DS12_DT_ODR_800Hz 8 /* available in LP and HR mode */
|
D | lis2dux12.h | 22 #define LIS2DUX12_DT_ODR_6Hz 4 /* available in LP and HP mode */ 23 #define LIS2DUX12_DT_ODR_12Hz5 5 /* available in LP and HP mode */ 24 #define LIS2DUX12_DT_ODR_25Hz 6 /* available in LP and HP mode */ 25 #define LIS2DUX12_DT_ODR_50Hz 7 /* available in LP and HP mode */ 26 #define LIS2DUX12_DT_ODR_100Hz 8 /* available in LP and HP mode */ 27 #define LIS2DUX12_DT_ODR_200Hz 9 /* available in LP and HP mode */ 28 #define LIS2DUX12_DT_ODR_400Hz 10 /* available in LP and HP mode */ 29 #define LIS2DUX12_DT_ODR_800Hz 11 /* available in LP and HP mode */
|
/Zephyr-latest/dts/arm/olimex/ |
D | bb-stm32wl.dtsi | 24 power-amplifier-output = "rfo-lp"; 25 rfo-lp-max-power = <14>;
|
/Zephyr-latest/drivers/led/ |
D | lp50xx.c | 366 static const struct led_info lp##id##_leds_##n[] = { \ 370 static const struct lp50xx_config lp##id##_config_##n = { \ 375 .max_leds = LP##id##_MAX_LEDS, \ 376 .num_leds = ARRAY_SIZE(lp##id##_leds_##n), \ 379 .leds_info = lp##id##_leds_##n, \ 382 static uint8_t lp##id##_chan_buf_##n[LP50XX_MAX_CHANNELS(nmodules) + 1];\ 384 static struct lp50xx_data lp##id##_data_##n = { \ 385 .chan_buf = lp##id##_chan_buf_##n, \ 393 &lp##id##_data_##n, \ 394 &lp##id##_config_##n, \
|
/Zephyr-latest/dts/bindings/lora/ |
D | st,stm32wl-subghz-radio.yaml | 22 - "rfo-lp" 25 rfo-lp-max-power:
|
/Zephyr-latest/dts/bindings/rtc/ |
D | nxp,imx-snvs-rtc.yaml | 7 description: NXP SNVS LP/HP RTC
|
/Zephyr-latest/dts/bindings/mfd/ |
D | nxp,lp-flexcomm.yaml | 7 compatible: "nxp,lp-flexcomm"
|
/Zephyr-latest/drivers/sensor/st/iis2dh/ |
D | Kconfig | 90 8: 1620 Hz (only LP) 91 9: Depends by mode. LP: 5376 Hz - NORM or HR: 1344 Hz
|
/Zephyr-latest/dts/bindings/clock/ |
D | renesas,smartbond-lp-clock.yaml | 6 compatible: "renesas,smartbond-lp-clk"
|
D | renesas,smartbond-lp-osc.yaml | 6 compatible: "renesas,smartbond-lp-osc"
|
/Zephyr-latest/drivers/mfd/ |
D | Kconfig.lpflexcomm | 11 LP FLexcomm allows enablement of LPUART and LPI2C
|
/Zephyr-latest/boards/ti/cc1352p7_launchpad/ |
D | cc1352p7_lp.dts | 16 compatible = "ti,lp-cc1352p7";
|
/Zephyr-latest/boards/ti/common/ |
D | Kconfig | 7 bool "CC1352 LP common board antenna init"
|
/Zephyr-latest/soc/nxp/mcx/mcxn/ |
D | CMakeLists.txt | 7 # Pass this flag so the SDK I2C, UART and SPI drivers do not init the LP
|
/Zephyr-latest/soc/intel/intel_adsp/cavs/include/cavs25/ |
D | adsp_shim.h | 101 #define CAVS_CLKCTL_RLROSCC BIT(29) /* Request LP RING oscillator */ 107 #define CAVS_CLKCTL_OCS BIT(2) /* Oscillator clock (0: LP, 1: HP) */ 108 #define CAVS_CLKCTL_LMCS BIT(1) /* LP mem divisor (0: div/2, 1: div/4) */
|
/Zephyr-latest/drivers/timer/ |
D | smartbond_timer.c | 111 * When LP clock is RCX, the watchdog is clocked by RCX clock in sys_clock_set_timeout() 117 * When LP clock is not RCX, the watchdog is clocked by RC32K in sys_clock_set_timeout() 118 * divided by 320. In this case watchdog value to LP clock in sys_clock_set_timeout()
|
/Zephyr-latest/dts/bindings/mipi-dsi/ |
D | nxp,imx-mipi-dsi.yaml | 66 Automatically insert an EoTp short packet when switching from HS to LP mode.
|
D | nxp,mipi-dsi-2l.yaml | 65 Automatically insert an EoTp short packet when switching from HS to LP mode.
|
D | st,stm32-mipi-dsi.yaml | 90 lp-rx-filter:
|
/Zephyr-latest/dts/arm/nxp/ |
D | nxp_mcxn94x_common.dtsi | 179 compatible = "nxp,lp-flexcomm"; 214 compatible = "nxp,lp-flexcomm"; 254 compatible = "nxp,lp-flexcomm"; 294 compatible = "nxp,lp-flexcomm"; 328 compatible = "nxp,lp-flexcomm"; 368 compatible = "nxp,lp-flexcomm"; 402 compatible = "nxp,lp-flexcomm"; 436 compatible = "nxp,lp-flexcomm"; 470 compatible = "nxp,lp-flexcomm"; 504 compatible = "nxp,lp-flexcomm";
|
D | nxp_mcxn23x_common.dtsi | 173 compatible = "nxp,lp-flexcomm"; 207 compatible = "nxp,lp-flexcomm"; 247 compatible = "nxp,lp-flexcomm"; 287 compatible = "nxp,lp-flexcomm"; 321 compatible = "nxp,lp-flexcomm"; 361 compatible = "nxp,lp-flexcomm"; 395 compatible = "nxp,lp-flexcomm"; 429 compatible = "nxp,lp-flexcomm";
|
/Zephyr-latest/dts/arm/renesas/smartbond/ |
D | da1469x.dtsi | 48 compatible = "renesas,smartbond-lp-osc"; 54 compatible = "renesas,smartbond-lp-osc"; 61 compatible = "renesas,smartbond-lp-osc"; 98 compatible = "renesas,smartbond-lp-clk";
|
/Zephyr-latest/soc/espressif/esp32c6/ |
D | memory.h | 7 /* LP-SRAM (16kB) memory */
|
/Zephyr-latest/cmake/compiler/gcc/ |
D | target_riscv.cmake | 3 set(riscv_mabi "lp")
|
/Zephyr-latest/soc/intel/intel_adsp/cavs/ |
D | asm_ldo_management.h | 47 /* LP SRAM mask */
|
1234