Home
last modified time | relevance | path

Searched full:dphy (Results 1 – 9 of 9) sorted by relevance

/Zephyr-latest/drivers/mipi_dsi/
Ddsi_mcux.c20 /* Max output frequency of DPHY bit clock */
55 * This function is intended to find the closest realizable DPHY in dsi_mcux_best_clock()
56 * bit clock for a given target frequency, such that the DPHY clock in dsi_mcux_best_clock()
59 * configure the DPHY to output the closest realizable clock frequency in dsi_mcux_best_clock()
69 * The formula for the DPHY output frequency is: in dsi_mcux_best_clock()
175 /* Init DPHY. in dsi_mcux_attach()
177 * The DPHY bit clock must be fast enough to send out the pixels, it should be in dsi_mcux_attach()
187 LOG_ERR("DPHY cannot support requested PHY clock"); in dsi_mcux_attach()
201 LOG_DBG("DPHY clock set to %u", mipi_dsi_dphy_bit_clk_hz); in dsi_mcux_attach()
348 .dphy = (DSI_HOST_NXP_FDSOI28_DPHY_INTFC_Type *) \
Ddsi_mcux_2l.c289 /* Get the DPHY bit clock frequency */ in dsi_mcux_attach()
295 /* Get the DPHY ESC clock frequency */ in dsi_mcux_attach()
323 /* Init DPHY. in dsi_mcux_attach()
325 * The DPHY bit clock must be fast enough to send out the pixels, it should be in dsi_mcux_attach()
340 /* DPHY PLL is not present, ref clock is unused */ in dsi_mcux_attach()
366 /* Enable DPHY auto power down */ in dsi_mcux_detach()
368 /* Fully power off DPHY */ in dsi_mcux_detach()
540 .bit_clk_dev = DEVICE_DT_GET(DT_INST_CLOCKS_CTLR_BY_NAME(id, dphy)), \
542 (clock_control_subsys_t)DT_INST_CLOCKS_CELL_BY_NAME(id, dphy, name), \
/Zephyr-latest/dts/bindings/mipi-dsi/
Dnxp,mipi-dsi-2l.yaml67 dphy-ref-frequency:
72 if no DPHY PLL is present
Dnxp,imx-mipi-dsi.yaml68 dphy-ref-frequency:
/Zephyr-latest/soc/nxp/imxrt/imxrt5xx/cm33/
Dsoc.c461 /* Assert MIPI DPHY reset. */ in imxrt_pre_init_display_interface()
476 * The DPHY bit clock must be fast enough to send out the pixels, in imxrt_pre_init_display_interface()
481 * DPHY supports up to 895.1MHz bit clock. in imxrt_pre_init_display_interface()
483 * fixed multiplied of 18, and use this output frequency for the DPHY. in imxrt_pre_init_display_interface()
500 /* Clear DSI control reset (Note that DPHY reset is cleared later)*/ in imxrt_pre_init_display_interface()
506 /* Deassert MIPI DPHY reset. */ in imxrt_post_init_display_interface()
512 /* Assert MIPI DPHY and DSI reset */ in imxrt_deinit_display_interface()
515 /* Remove clock from DPHY */ in imxrt_deinit_display_interface()
/Zephyr-latest/soc/nxp/imxrt/imxrt5xx/
DKconfig71 prompt "Clock source for MIPI DPHY"
/Zephyr-latest/boards/nxp/mimxrt1160_evk/
Dmimxrt1160_evk_mimxrt1166_cm7.dts148 dphy-ref-frequency = <24000000>;
/Zephyr-latest/boards/nxp/mimxrt1170_evk/
Dmimxrt1170_evk_mimxrt1176_cm7.dts83 dphy-ref-frequency = <24000000>;
/Zephyr-latest/dts/arm/nxp/
Dnxp_rt5xx_common.dtsi664 clock-names = "dphy", "esc", "pixel";