Home
last modified time | relevance | path

Searched full:clocked (Results 1 – 25 of 64) sorted by relevance

123

/Zephyr-latest/dts/bindings/timer/
Dst,stm32-lptim.yaml29 Prescaler allows to achieve higher LPTIM timeout (up to 256s when lptim clocked by LSE)
35 For example, when LPTIM is clocked by the LSE (32768Hz) and st,prescaler = <32>:
/Zephyr-latest/boards/digilent/zybo/
Dzybo_defconfig3 # The GTC is always clocked at 1/2 of the CPU frequency (CPU_3x2x)
/Zephyr-latest/soc/sifive/sifive_freedom/fu700/
Dsoc.h14 /* On FU740, peripherals are clocked by PCLK. */
/Zephyr-latest/dts/bindings/spi/
Dnordic,nrf-spis.yaml15 Default character. Character clocked out when the slave was not
Dnxp,lpc-spi.yaml39 Default character clocked out when the TX buffer pointer is NULL.
/Zephyr-latest/soc/sifive/sifive_freedom/fe300/
Dsoc.h15 * On FE310 and FU540, peripherals such as SPI, UART, I2C and PWM are clocked
/Zephyr-latest/soc/sifive/sifive_freedom/fu500/
Dsoc.h15 * On FE310 and FU540, peripherals such as SPI, UART, I2C and PWM are clocked
/Zephyr-latest/arch/arc/core/
Dtimestamp.c21 * This function returns a 64-bit bit time stamp value that is clocked
/Zephyr-latest/dts/bindings/pwm/
Dnxp,ftm-pwm.yaml30 passes through a sychronizer clocked by the FTM bus interface clock.
/Zephyr-latest/dts/bindings/clock/
Dst,stm32wb0-rcc.yaml30 On STM32WB0, all slow clock devices are clocked from the same
/Zephyr-latest/dts/bindings/mipi-dbi/
Dzephyr,mipi-dbi-bitbang.yaml42 Clocked enable/strobe pin for type A (Motorola 6800) mode, unused for type B (Intel 8080).
/Zephyr-latest/subsys/task_wdt/
DKconfig59 is clocked by an inaccurate low-speed RC oscillator.
/Zephyr-latest/drivers/timer/
DKconfig.stm32_lptim70 but LPTIM is not clocked in standby mode. These chips usually have
DKconfig.cortex_m_systick54 but SysTick is not clocked in low power mode. These chips usually have
Dsmartbond_timer.c111 * When LP clock is RCX, the watchdog is clocked by RCX clock in sys_clock_set_timeout()
117 * When LP clock is not RCX, the watchdog is clocked by RC32K in sys_clock_set_timeout()
Dstm32_lptim_timer.c54 * - system clock based on an LPTIM instance, clocked by LSI or LSE
75 * This is for example about of 65000 x 2000ms when clocked by LSI
96 * case because the LPTIM is not clocked in some low power mode state.
260 * is treated as a lptim off ; never waking up ; lptim not clocked anymore in sys_clock_set_timeout()
/Zephyr-latest/boards/nuvoton/numaker_m2l31ki/
Dnumaker_m2l31ki.dts78 /* On enabled, usbd is required to be clocked in 48MHz. */
/Zephyr-latest/drivers/usb/udc/
Dudc_dwc2.h31 /* Called while waiting for bits that require PHY to be clocked */
/Zephyr-latest/boards/nuvoton/numaker_pfm_m467/
Dnumaker_pfm_m467.dts123 /* On enabled, usbd is required to be clocked in 48MHz. */
/Zephyr-latest/drivers/spi/
DKconfig.nrfx76 clocked out when RXD.MAXCNT == 1 and TXD.MAXCNT <= 1).
/Zephyr-latest/soc/st/stm32/common/
Dsoc_config.c44 * - one of the DMA is clocked. in st_stm32_common_config()
/Zephyr-latest/samples/boards/espressif/deep_sleep/
DREADME.rst10 CPU, majority of RAM, and digital peripherals that are clocked from APB_CLK to
/Zephyr-latest/subsys/mgmt/ec_host_cmd/backends/
Dec_host_cmd_backend_shi.h54 * Padding bytes which are clocked out after the end of a response packet.
/Zephyr-latest/samples/boards/st/power_mgmt/serial_wakeup/
DREADME.rst25 - Clocked by an oscillator available in Stop mode (LSE, LSI) or an oscillator capable
/Zephyr-latest/drivers/clock_control/
Dclock_stm32_ll_wb0.c418 * If Direct HSE is enabled, the high-speed tree is clocked by HSE @ 32MHz. in stm32_clock_control_get_subsys_rate()
419 * Otherwise, the high-speed tree is clocked by the RC64MPLL clock @ 64MHz. in stm32_clock_control_get_subsys_rate()
464 /* All peripherals on AHB0 are clocked by CLK_SYS. */ in stm32_clock_control_get_subsys_rate()
493 * it is clocked by two sources that run at different frequencies, in stm32_clock_control_get_subsys_rate()

123