Home
last modified time | relevance | path

Searched full:a1 (Results 1 – 25 of 336) sorted by relevance

12345678910>>...14

/Zephyr-latest/arch/xtensa/core/
Duserspace.S62 s32i a1, a0, ___xtensa_irq_bsa_t_scratch_OFFSET
96 mov a1, a0
98 l32i a3, a1, ___xtensa_irq_bsa_t_pc_OFFSET
120 s32i a3, a1, ___xtensa_irq_bsa_t_pc_OFFSET
129 l32i a2, a1, 0
177 mov a3, a1
178 addi a1, a1, -4
179 s32i a3, a1, 0
181 l32i a3, a1, 4
198 addi a1, a1, 4
[all …]
Dxtensa_asm2_util.S52 mov a3, a1 /* Stash our original stack pointer */
61 addi a1, a1, -16
62 s32i a4, a1, 0
63 s32i a5, a1, 4
64 s32i a6, a1, 8
65 s32i a7, a1, 12
68 addi a1, a1, -16
69 s32i a8, a1, 0
70 s32i a9, a1, 4
71 s32i a10, a1, 8
[all …]
Dxtensa_hifi.S19 * A1 - address of BSA (do not modify)
26 addi a2, a1, (___xtensa_irq_bsa_t_hifi_OFFSET + XCHAL_CP1_SA_ALIGN - 1)
40 * A1 - address of BSA (do not modify)
47 addi a2, a1, (___xtensa_irq_bsa_t_hifi_OFFSET + XCHAL_CP1_SA_ALIGN - 1)
Dwindow_vectors.S30 * all the registers from call[i+1]'s window. In particular, a0 and a1 must be
57 s32e a1, a5, -12 /* save a1 to call[j+1]'s stack frame */
79 l32e a1, a5, -12 /* restore a1 from call[i+1]'s stack frame */
134 l32e a0, a1, -12 /* a0 <- call[j-1]'s sp
136 s32e a1, a9, -12 /* save a1 to call[j+1]'s stack frame */
163 l32e a1, a9, -12 /* restore a1 from call[i+1]'s stack frame */
165 l32e a7, a1, -12 /* a7 <- call[i-1]'s sp
192 l32e a0, a1, -12 /* a0 <- call[j-1]'s sp
194 s32e a1, a13, -12 /* save a1 to call[j+1]'s stack frame */
225 l32e a1, a13, -12 /* restore a1 from call[i+1]'s stack frame */
[all …]
/Zephyr-latest/soc/gd/gd32/gd32vf103/
Dentry.S18 li a1, 1
19 slli a1, a1, 29 # 0x2000 0000
20 bleu a1, a0, _start0800
21 srli a1, a1, 2 # 0x0800 0000
22 bleu a1, a0, _start0800
24 add a0, a0, a1
/Zephyr-latest/arch/xtensa/include/
Dxtensa_asm2_s.h103 * area pointed to by the current stack pointer A1. The Floating-Point
110 s32i a0, a1, ___xtensa_irq_bsa_t_fcr_OFFSET
112 s32i a0, a1, ___xtensa_irq_bsa_t_fsr_OFFSET
113 ssi f0, a1, ___xtensa_irq_bsa_t_fpu0_OFFSET
114 ssi f1, a1, ___xtensa_irq_bsa_t_fpu1_OFFSET
115 ssi f2, a1, ___xtensa_irq_bsa_t_fpu2_OFFSET
116 ssi f3, a1, ___xtensa_irq_bsa_t_fpu3_OFFSET
117 ssi f4, a1, ___xtensa_irq_bsa_t_fpu4_OFFSET
118 ssi f5, a1, ___xtensa_irq_bsa_t_fpu5_OFFSET
119 ssi f6, a1, ___xtensa_irq_bsa_t_fpu6_OFFSET
[all …]
/Zephyr-latest/drivers/tee/optee/
Doptee_smc.h154 * a1 Upper 32 bits of a 64-bit physical pointer to a struct optee_msg_arg
163 * a1 Upper 32 bits of a 64-bit shared memory cookie
172 * a1-3 Not used
177 * a1-3 Preserved
182 * a1-2 RPC parameters
214 * a1-6 Not used
219 * a1 Physical address of start of SHM
227 * a1-3 Not used
242 * a1 OPTEE_SMC_L2CC_MUTEX_GET_ADDR Get physical address of mutex
246 * a2 if a1 == OPTEE_SMC_L2CC_MUTEX_SET_ADDR, upper 32bit of a 64bit
[all …]
/Zephyr-latest/include/zephyr/arch/riscv/
Dsyscall.h45 register unsigned long a1 __asm__ ("a1") = arg2; in arch_syscall_invoke6()
54 : "r" (a1), "r" (a2), "r" (a3), "r" (a4), "r" (a5), in arch_syscall_invoke6()
66 register unsigned long a1 __asm__ ("a1") = arg2; in arch_syscall_invoke5()
74 : "r" (a1), "r" (a2), "r" (a3), "r" (a4), "r" (t0) in arch_syscall_invoke5()
84 register unsigned long a1 __asm__ ("a1") = arg2; in arch_syscall_invoke4()
91 : "r" (a1), "r" (a2), "r" (a3), "r" (t0) in arch_syscall_invoke4()
101 register unsigned long a1 __asm__ ("a1") = arg2; in arch_syscall_invoke3()
107 : "r" (a1), "r" (a2), "r" (t0) in arch_syscall_invoke3()
116 register unsigned long a1 __asm__ ("a1") = arg2; in arch_syscall_invoke2()
121 : "r" (a1), "r" (t0) in arch_syscall_invoke2()
/Zephyr-latest/arch/riscv/core/
Dpmp.S19 * unsigned int end, // a1
53 beq t1, a1, pmpaddr_done
63 * a1 = (a1 + RV_REGSIZE - 1) / RV_REGSIZE
69 addi a1, a1, RV_REGSIZE - 1
70 srli a1, a1, RV_REGSHIFT
82 beq a0, a1, pmpcfg_done
Dsemihost.c24 register void *a1 __asm__ ("a1") = args; in semihost_exec()
34 : "=r" (ret) : "r" (a0), "r" (a1) : "memory"); in semihost_exec()
Dswitch.S41 DO_CALLEE_SAVED(sr, a1)
44 sr sp, _thread_offset_to_sp(a1)
47 sr a1, ___thread_t_switch_handle_OFFSET(a1)
Dcoredump.c26 uint64_t a1; member
47 uint32_t a1;
96 arch_blk.r.a1 = esf->a1; in arch_coredump_info_dump()
/Zephyr-latest/tests/drivers/tee/optee/src/
Dmain.c32 typedef void (*smc_cb_t)(unsigned long a0, unsigned long a1, unsigned long a2, unsigned long a3,
41 uint32_t a1; member
54 void arm_smccc_smc(unsigned long a0, unsigned long a1, unsigned long a2, unsigned long a3, in arm_smccc_smc() argument
60 res->a1 = OPTEE_MSG_UID_1; in arm_smccc_smc()
67 res->a1 = OPTEE_SMC_SEC_CAP_DYNAMIC_SHM; in arm_smccc_smc()
71 res->a1 = 5; in arm_smccc_smc()
75 t_call.smc_cb(a0, a1, a2, a3, a4, a5, a6, a7, res); in arm_smccc_smc()
78 wait_call.smc_cb(a0, a1, a2, a3, a4, a5, a6, a7, res); in arm_smccc_smc()
81 send_call.smc_cb(a0, a1, a2, a3, a4, a5, a6, a7, res); in arm_smccc_smc()
86 void arm_smccc_hvc(unsigned long a0, unsigned long a1, unsigned long a2, unsigned long a3, in arm_smccc_hvc() argument
[all …]
/Zephyr-latest/tests/bluetooth/controller/ctrl_sw_privacy_unit/src/
Dmain.c48 bt_addr_t a1, a2, a3, a4, a5; in helper_prpa_add() local
51 bt_addr_copy(&a1, BT_ADDR_INIT(0x12, 0x13, 0x14, 0x15, 0x16, 0x17)); in helper_prpa_add()
57 prpa_cache_add(&a1); in helper_prpa_add()
58 pos = prpa_cache_find(&a1); in helper_prpa_add()
78 /* adding this should cause a1 to be dropped */ in helper_prpa_add()
84 /* check that a1 can no longer be found */ in helper_prpa_add()
85 pos = prpa_cache_find(&a1); in helper_prpa_add()
91 bt_addr_t a1, a2, a3, a4, a5; in helper_trpa_add() local
94 bt_addr_copy(&a1, BT_ADDR_INIT(0x12, 0x13, 0x14, 0x15, 0x16, 0x17)); in helper_trpa_add()
100 trpa_cache_add(&a1, 0); in helper_trpa_add()
[all …]
/Zephyr-latest/include/zephyr/arch/arm64/
Darm-smccc.h16 unsigned long a1; member
37 * @param a1-a7 parameters registers
40 void arm_smccc_hvc(unsigned long a0, unsigned long a1,
50 * @param a1-a7 parameters registers
53 void arm_smccc_smc(unsigned long a0, unsigned long a1,
/Zephyr-latest/soc/ite/ec/it8xxx2/
D__arithmetic.S31 /* signed 32 bit multiplication. opcode of mul a0,a0,a1 is 0x02b50533 */
34 /* signed 32 bit division. opcode of div a0,a0,a1 is 0x02b54533 */
37 /* unsigned 32 bit division. opcode of divu a0,a0,a1 is 0x02b55533 */
42 * opcode of rem a0,a0,a1 is 0x02b56533
48 * opcode of remu a0,a0,a1 is 0x02b57533
/Zephyr-latest/soc/intel/intel_adsp/common/
Dmultiprocessing.c77 " movi a1, z_mp_start_cpu \n\t"
78 " l32i a1, a1, 0 \n\t"
79 " l32i a1, a1, 0 \n\t"
81 " sub a2, a2, a1 \n\t"
83 " movi a1, z_mp_stack_top \n\t"
84 " l32i a1, a1, 0 \n\t"
/Zephyr-latest/soc/intel/intel_adsp/cavs/
Dpower.c58 uint32_t a1; member
90 __asm__ volatile("mov %0, a1" : "=r"(core_desc[core_id].a1)); in _save_core_context()
101 __asm__ volatile("mov a1, %0" :: "r"(core_desc[core_id].a1)); in _restore_core_context()
121 " movi a1, 1\n\t"
124 " wsr a1, WINDOWSTART\n\t"
127 " movi a1, z_interrupt_stacks\n\t"
132 " add a1, a1, a2\n\t"
/Zephyr-latest/tests/lib/cmsis_dsp/common/
Dtest_common.h29 #define DEFINE_TEST_VARIANT1(suite, name, variant, a1) \ argument
32 test_##name(a1); \
35 #define DEFINE_TEST_VARIANT2(suite, name, variant, a1, a2) \ argument
38 test_##name(a1, a2); \
41 #define DEFINE_TEST_VARIANT3(suite, name, variant, a1, a2, a3) \ argument
44 test_##name(a1, a2, a3); \
47 #define DEFINE_TEST_VARIANT4(suite, name, variant, a1, a2, a3, a4) \ argument
50 test_##name(a1, a2, a3, a4); \
53 #define DEFINE_TEST_VARIANT5(suite, name, variant, a1, a2, a3, a4, a5) \ argument
56 test_##name(a1, a2, a3, a4, a5); \
[all …]
/Zephyr-latest/include/zephyr/bluetooth/
Dcs.h135 * | 0 | A1 A2 |
136 * | 1 | A2 A1 |
144 * | 0 | A1 A2 A3 |
145 * | 1 | A2 A1 A3 |
146 * | 2 | A1 A3 A2 |
147 * | 3 | A3 A1 A2 |
148 * | 4 | A3 A2 A1 |
149 * | 5 | A2 A3 A1 |
157 * | 0 | A1 A2 A3 A4 |
158 * | 1 | A2 A1 A3 A4 |
[all …]
/Zephyr-latest/include/zephyr/drivers/stepper/
Dstepper_trinamic.h69 uint16_t a1; member
93 COND_CODE_1(DT_PROP_EXISTS(node, a1), \
94 BUILD_ASSERT(IN_RANGE(DT_PROP(node, a1), TMC_RAMP_A1_MIN, \
95 TMC_RAMP_A1_MAX), "a1 out of range"), ()); \
139 .a1 = DT_PROP(node, a1), \
/Zephyr-latest/subsys/bluetooth/crypto/
Dbt_crypto.c56 int bt_crypto_f5(const uint8_t *w, const uint8_t *n1, const uint8_t *n2, const bt_addr_le_t *a1, in bt_crypto_f5() argument
67 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, /* a1 */ in bt_crypto_f5()
88 m[37] = a1->type; in bt_crypto_f5()
89 sys_memcpy_swap(m + 38, a1->a.val, 6); in bt_crypto_f5()
118 const uint8_t *iocap, const bt_addr_le_t *a1, const bt_addr_le_t *a2, in bt_crypto_f6() argument
130 LOG_DBG("a1 %s", bt_hex(a1, 7)); in bt_crypto_f6()
138 m[51] = a1->type; in bt_crypto_f6()
139 memcpy(m + 52, a1->a.val, 6); in bt_crypto_f6()
140 sys_memcpy_swap(m + 52, a1->a.val, 6); in bt_crypto_f6()
/Zephyr-latest/soc/intel/intel_adsp/ace/
Dpower.c115 uint32_t a1; member
151 __asm__ volatile("mov %0, a1" : "=r"(core_desc[core_id].a1)); in _save_core_context()
178 __asm__ volatile("mov a1, %0" :: "r"(core_desc[core_id].a1)); in _restore_core_context()
231 " movi a1, 1\n\t"
234 " wsr a1, WINDOWSTART\n\t"
237 " movi a1, z_interrupt_stacks\n\t"
242 " add a1, a1, a2\n\t"
250 " movi a1, 1\n\t" in power_off_exit()
253 " wsr a1, WINDOWSTART\n\t" in power_off_exit()
/Zephyr-latest/drivers/sip_svc/
Dsip_smc_intel_socfpga.c93 /* Assign the trans id into intel smc header a1 */ in intel_sip_smc_plat_update_trans_id()
94 SMC_PLAT_PROTO_HEADER_SET_TRANS_ID(request->a1, trans_id); in intel_sip_smc_plat_update_trans_id()
118 unsigned long *a1, unsigned long *a2, unsigned long *a3, in intel_sip_smc_plat_async_res_req() argument
126 *a1 = 0; in intel_sip_smc_plat_async_res_req()
196 LOG_DBG("\tres->a1 %08lx", res->a1); in intel_sip_secure_monitor_call()
/Zephyr-latest/drivers/gpio/
Dgpio_max14916.h59 MAX14906_ADDR_0, /* A0=0, A1=0 */
60 MAX14906_ADDR_1, /* A0=1, A1=0 */
61 MAX14906_ADDR_2, /* A0=0, A1=1 */
62 MAX14906_ADDR_3, /* A0=1, A1=1 */

12345678910>>...14