Home
last modified time | relevance | path

Searched full:40 (Results 1 – 25 of 919) sorted by relevance

12345678910>>...37

/Zephyr-latest/dts/bindings/gpio/
Dti,boosterpack-header.yaml9 BoosterPack plug-in modules are available in 20 and 40 pin variants. The
10 20 pin variant has two 10 x 1 pin headers and the 40 pin variant has two
13 The pins of the 20 pin variant and the outer row of the 40 pin variant are
14 numbered 1 through 20. The inner rows of the 40 pin variant are numbered 21
15 through 40. The BoosterPack pinout is depicted below:
17 1 3.3V 21 5V 40 GPIO 20 GND
Dnxp,parallel-lcd-connector.yaml9 exposed on a 40 pin flexible printed cable connector. The pins have the
31 37-40 NC
/Zephyr-latest/samples/sensor/hts221/
DREADME.rst41 Relative Humidity:40%
43 Relative Humidity:40%
45 Relative Humidity:40%
47 Relative Humidity:40%
/Zephyr-latest/samples/subsys/shell/shell_module/
Dsample.yaml13 min_ram: 40
23 min_ram: 40
43 min_ram: 40
71 min_ram: 40
/Zephyr-latest/dts/bindings/pinctrl/
Dnxp,imx8m-pinctrl.yaml15 drive-strength = "40-ohm";
81 - "40-ohm"
93 110 45_OHM — 45 Ohm @3.3V, 45 Ohm @2.5V, 40 Ohm @1.8V, 50 Ohm @1.2V
94 111 40_OHM — 40 Ohm @3.3V, 40 Ohm @2.5V, 33 Ohm @1.8V, 40 Ohm @1.2V
/Zephyr-latest/tests/arch/xtensa/save_restore_hifi/src/
Dhifi.S20 ae_s64.i aed5, a2, 40
31 ae_s64.i aed13, a2, 40
50 ae_l64.i aed5, a2, 40
61 ae_l64.i aed13, a2, 40
/Zephyr-latest/doc/project/
Drelease_cycle.svg4 …40-b0M4NF7V_pomPlmzG" version="16.6.2" type="google"><diagram id=&q…
/Zephyr-latest/tests/drivers/adc/adc_api/
Dtestcase.yaml9 min_flash: 40
29 min_flash: 40
61 min_flash: 40
/Zephyr-latest/tests/lib/hash_function/
DKconfig7 range 40 2147483648
8 default 40
/Zephyr-latest/include/zephyr/bluetooth/
Dbyteorder.h68 /** @brief Encode 40-bit value into array values in little-endian format.
70 * Helper macro to encode 40-bit values into comma separated values.
74 * @param _v 40-bit integer in host endianness.
76 * @return The comma separated values for the 40-bit value.
146 /** @brief Encode 40-bit value into array values in big-endian format.
148 * Helper macro to encode 40-bit values into comma separated values.
152 * @param _v 40-bit integer in host endianness.
154 * @return The comma separated values for the 40-bit value.
/Zephyr-latest/boards/raytac/mdbt53_db_40/
Draytac_mdbt53_db_40_nrf5340_cpuapp_ns.dts12 model = "Raytac MDBT53-DB-40 NRF5340 Application";
13 compatible = "raytac,raytac-mdbt53-db-40-cpuapp";
Draytac_mdbt53_db_40_nrf5340_cpuapp.dts12 model = "Raytac MDBT53-DB-40 NRF5340 Application";
13 compatible = "raytac,raytac-mdbt53-db-40-nrf5340-cpuapp";
/Zephyr-latest/boards/raytac/mdbt53v_db_40/
Draytac_mdbt53v_db_40_nrf5340_cpuapp_ns.dts12 model = "Raytac MDBT53V-DB-40 NRF5340 Application";
13 compatible = "raytac,raytac-mdbt53v-db-40-nrf5340-cpuapp";
Draytac_mdbt53v_db_40_nrf5340_cpuapp.dts12 model = "Raytac MDBT53V-DB-40 NRF5340 Application";
13 compatible = "raytac,raytac-mdbt53v-db-40-nrf5340-cpuapp";
/Zephyr-latest/include/zephyr/dt-bindings/pinctrl/
Drpi-pico-rp2350b-pinctrl.h25 #define SPI1_RX_P40 RP2XXX_PINMUX(40, RP2_PINCTRL_GPIO_FUNC_SPI)
44 #define UART0_TX_P40 RP2XXX_PINMUX(40, RP2_PINCTRL_GPIO_FUNC_UART)
63 #define I2C0_SDA_P40 RP2XXX_PINMUX(40, RP2_PINCTRL_GPIO_FUNC_I2C)
82 #define PWM_12A_P40 RP2XXX_PINMUX(40, RP2_PINCTRL_GPIO_FUNC_PWM)
101 #define PIO0_P40 RP2XXX_PINMUX(40, RP2_PINCTRL_GPIO_FUNC_PIO0)
120 #define PIO1_P40 RP2XXX_PINMUX(40, RP2_PINCTRL_GPIO_FUNC_PIO1)
139 #define PIO2_P40 RP2XXX_PINMUX(40, RP2_PINCTRL_GPIO_FUNC_PIO2)
162 #define USB_VBUS_DET_P40 RP2XXX_PINMUX(40, RP2_PINCTRL_GPIO_FUNC_USB)
180 #define ADC_CH0_P40 RP2XXX_PINMUX(40, RP2_PINCTRL_GPIO_FUNC_NULL)
/Zephyr-latest/tests/net/checksum_offload/
Dprj.conf19 CONFIG_NET_BUF_RX_COUNT=40
20 CONFIG_NET_BUF_TX_COUNT=40
/Zephyr-latest/tests/drivers/gpio/gpio_api_1pin/boards/
Dup_squared.overlay8 * This uses pin 40 on HAT as LED.
27 label = "HAT Pin 40 as LED";
/Zephyr-latest/doc/services/ipc/ipc_service/backends/
Dicbmsg_message.svg4 <rect x="0" y="1" width="80" height="40" fill="none" stroke="#000000" pointer-events="all"/>
16 …<text x="40" y="25" fill="rgb(0, 0, 0)" font-family="Helvetica" font-size="12px" text-anchor="midd…
21 … <rect x="80" y="1" width="80" height="40" fill="none" stroke="#000000" pointer-events="all"/>
38 … <rect x="160" y="1" width="80" height="40" fill="none" stroke="#000000" pointer-events="all"/>
55 … <rect x="360" y="1" width="80" height="40" fill="none" stroke="#000000" pointer-events="all"/>
72 … <rect x="0" y="101" width="80" height="40" fill="none" stroke="#000000" pointer-events="all"/>
86 …<text x="40" y="125" fill="rgb(0, 0, 0)" font-family="Helvetica" font-size="12px" text-anchor="mid…
91 … <rect x="80" y="101" width="160" height="40" fill="none" stroke="#000000" pointer-events="all"/>
108 … <rect x="240" y="101" width="80" height="40" fill="none" stroke="#000000" pointer-events="all"/>
125 … <rect x="240" y="1" width="80" height="40" fill="none" stroke="#000000" pointer-events="all"/>
[all …]
/Zephyr-latest/samples/net/zperf/
Dprj.conf12 CONFIG_NET_PKT_RX_COUNT=40
13 CONFIG_NET_PKT_TX_COUNT=40
/Zephyr-latest/soc/altr/zephyr_nios2f/cpu/
Dghrd_10m50da.qsf231 set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_dq[0] -ta…
233 set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_dq[1] -ta…
235 set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_dq[2] -ta…
237 set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_dq[3] -ta…
239 set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_dq[4] -ta…
241 set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_dq[5] -ta…
243 set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_dq[6] -ta…
245 set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_dq[7] -ta…
247 set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_dqs[0] -t…
249 set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_dqs_n[0] …
[all …]
/Zephyr-latest/dts/bindings/sensor/
Dvishay,vcnl4040.yaml38 default: 40
39 # default of 40 Hz is POR (0b00) for PS_CONF1[PS_Duty] register
42 - 40
/Zephyr-latest/tests/drivers/input/gpio_kbd_matrix/boards/
Dnative_sim.overlay19 debounce-up-ms = <40>;
29 debounce-down-ms = <40>;
44 debounce-up-ms = <40>;
/Zephyr-latest/dts/riscv/starfive/
Djh7110-visionfive-v2.dtsi42 d-tlb-size = <40>;
47 i-tlb-size = <40>;
67 d-tlb-size = <40>;
72 i-tlb-size = <40>;
92 d-tlb-size = <40>;
97 i-tlb-size = <40>;
117 d-tlb-size = <40>;
122 i-tlb-size = <40>;
/Zephyr-latest/dts/bindings/cpu/
Despressif,riscv.yaml16 - 0: ESP32_CPU_CLK_SRC_XTAL - Uses the external crystal clock typically at 40 MHz.
29 description: Value of the external XTAL connected to ESP32. This is typically 40 MHz.
/Zephyr-latest/tests/drivers/gpio/gpio_basic_api/boards/
Dup_squared.overlay8 * This uses pin 40 on HAT as LED, and pin 38 as interrupt line.
23 out-gpios = <&gpio_w 19 0>; /* HAT Pin 40 */

12345678910>>...37