Home
last modified time | relevance | path

Searched defs:RCCR (Results 1 – 25 of 53) sorted by relevance

123

/hal_nxp-3.6.0/s32/drivers/s32k3/BaseNXP/header/
DS32K344_CMU_FM.h74 …__IO uint32_t RCCR; /**< Reference Count Configuration Register, offs… member
DS32K344_CMU_FC.h74 …__IO uint32_t RCCR; /**< Reference Count Configuration Register, offs… member
/hal_nxp-3.6.0/s32/drivers/s32k1/BaseNXP/header/
DS32K116_CMU.h74 …__IO uint32_t RCCR; /**< Reference Count Configuration Register, offs… member
DS32K118_CMU.h74 …__IO uint32_t RCCR; /**< Reference Count Configuration Register, offs… member
DS32K116_SCG.h77 __IO uint32_t RCCR; /**< Run Clock Control Register, offset: 0x14 */ member
DS32K118_SCG.h77 __IO uint32_t RCCR; /**< Run Clock Control Register, offset: 0x14 */ member
DS32K142W_SCG.h77 __IO uint32_t RCCR; /**< Run Clock Control Register, offset: 0x14 */ member
DS32K144W_SCG.h77 __IO uint32_t RCCR; /**< Run Clock Control Register, offset: 0x14 */ member
DS32K144_SCG.h77 __IO uint32_t RCCR; /**< Run Clock Control Register, offset: 0x14 */ member
DS32K142_SCG.h77 __IO uint32_t RCCR; /**< Run Clock Control Register, offset: 0x14 */ member
DS32K148_SCG.h77 __IO uint32_t RCCR; /**< Run Clock Control Register, offset: 0x14 */ member
DS32K146_SCG.h77 __IO uint32_t RCCR; /**< Run Clock Control Register, offset: 0x14 */ member
/hal_nxp-3.6.0/s32/drivers/s32k1/Mcu/include/
DClock_Ip_Specific.h391 …uint32 RCCR; /**< Reference Count Configuration Register, offset: 0x4… member
/hal_nxp-3.6.0/s32/drivers/s32k3/Mcu/include/
DClock_Ip_Specific.h406 …uint32 RCCR; /**< Reference Count Configuration Register, offset: 0x4… member
/hal_nxp-3.6.0/s32/drivers/s32ze/Mcu/include/
DClock_Ip_Specific.h250 …uint32 RCCR; /**< Reference Count Configuration Register, offset: 0x4… member
/hal_nxp-3.6.0/s32/drivers/s32ze/BaseNXP/header/
DS32Z2_CMU_FC.h74 …__IO uint32_t RCCR; /**< Reference Count Configuration Register, offs… member
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MKE15Z4/
DMKE15Z4.h9618 __IO uint32_t RCCR; /**< Run Clock Control Register, offset: 0x14 */ member
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MKE14Z4/
DMKE14Z4.h9616 __IO uint32_t RCCR; /**< Run Clock Control Register, offset: 0x14 */ member
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MKE12Z7/
DMKE12Z7.h12133 __IO uint32_t RCCR; /**< Run Clock Control Register, offset: 0x14 */ member
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MKE16Z4/
DMKE16Z4.h10455 __IO uint32_t RCCR; /**< Run Clock Control Register, offset: 0x14 */ member
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MKE13Z7/
DMKE13Z7.h12136 __IO uint32_t RCCR; /**< Run Clock Control Register, offset: 0x14 */ member
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MKE17Z7/
DMKE17Z7.h12139 __IO uint32_t RCCR; /**< Run Clock Control Register, offset: 0x14 */ member
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MKE15Z7/
DMKE15Z7.h12399 __IO uint32_t RCCR; /**< Run Clock Control Register, offset: 0x14 */ member
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MKE14Z7/
DMKE14Z7.h12396 __IO uint32_t RCCR; /**< Run Clock Control Register, offset: 0x14 */ member
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MKE14F16/
DMKE14F16.h15315 __IO uint32_t RCCR; /**< Run Clock Control Register, offset: 0x14 */ member

123