Home
last modified time | relevance | path

Searched defs:CCR (Results 1 – 22 of 22) sorted by relevance

/loramac-node-3.4.0/src/boards/mcu/saml21/cmsis/
Dcore_cm0.h341 …__IO uint32_t CCR; /*!< Offset: 0x014 (R/W) Configuration Control Register … member
Dcore_cm0plus.h356 …__IO uint32_t CCR; /*!< Offset: 0x014 (R/W) Configuration Control Register … member
Dcore_sc000.h347 …__IO uint32_t CCR; /*!< Offset: 0x014 (R/W) Configuration Control Register … member
Dcore_cm3.h355 …__IO uint32_t CCR; /*!< Offset: 0x014 (R/W) Configuration Control Register … member
Dcore_sc300.h355 …__IO uint32_t CCR; /*!< Offset: 0x014 (R/W) Configuration Control Register … member
Dcore_cm4.h402 …__IO uint32_t CCR; /*!< Offset: 0x014 (R/W) Configuration Control Register … member
Dcore_cm7.h417 …__IO uint32_t CCR; /*!< Offset: 0x014 (R/W) Configuration Control Register … member
/loramac-node-3.4.0/src/boards/mcu/stm32/cmsis/
Dcore_cm0.h396 __IOM uint32_t CCR; /*!< Offset: 0x014 (R/W) Configuration Control Register */ member
Dcore_cm0plus.h414 __IOM uint32_t CCR; /*!< Offset: 0x014 (R/W) Configuration Control Register */ member
Dcore_sc000.h402 __IOM uint32_t CCR; /*!< Offset: 0x014 (R/W) Configuration Control Register */ member
Dcore_cm3.h424 __IOM uint32_t CCR; /*!< Offset: 0x014 (R/W) Configuration Control Register */ member
Dcore_sc300.h424 __IOM uint32_t CCR; /*!< Offset: 0x014 (R/W) Configuration Control Register */ member
Dcore_cm4.h492 __IOM uint32_t CCR; /*!< Offset: 0x014 (R/W) Configuration Control Register */ member
Dcore_cm7.h507 __IOM uint32_t CCR; /*!< Offset: 0x014 (R/W) Configuration Control Register */ member
/loramac-node-3.4.0/src/boards/SKiM980A/cmsis/
Dstm32l151xba.h192 …__IO uint32_t CCR; /*!< ADC common control register, Address offset: ADC1… member
262 __IO uint32_t CCR; /*!< DMA channel x configuration register */ member
356 …__IO uint32_t CCR; /*!< I2C Clock control register, Address offset: 0x1C… member
/loramac-node-3.4.0/src/boards/SKiM880B/cmsis/
Dstm32l151xba.h192 …__IO uint32_t CCR; /*!< ADC common control register, Address offset: ADC1… member
262 __IO uint32_t CCR; /*!< DMA channel x configuration register */ member
356 …__IO uint32_t CCR; /*!< I2C Clock control register, Address offset: 0x1C… member
/loramac-node-3.4.0/src/boards/NAMote72/cmsis/
Dstm32l152xc.h201 …__IO uint32_t CCR; /*!< ADC common control register, Address offset: ADC1… member
271 __IO uint32_t CCR; /*!< DMA channel x configuration register */ member
386 …__IO uint32_t CCR; /*!< I2C Clock control register, Address offset: 0x1C… member
/loramac-node-3.4.0/src/boards/NucleoL152/cmsis/
Dstm32l152xe.h203 …__IO uint32_t CCR; /*!< ADC common control register, Address offset: ADC1… member
273 __IO uint32_t CCR; /*!< DMA channel x configuration register */ member
395 …__IO uint32_t CCR; /*!< I2C Clock control register, Address offset: 0x1C… member
/loramac-node-3.4.0/src/boards/SKiM881AXL/cmsis/
Dstm32l081xx.h163 __IO uint32_t CCR; member
235 __IO uint32_t CCR; /*!< DMA channel x configuration register */ member
/loramac-node-3.4.0/src/boards/B-L072Z-LRWAN1/cmsis/
Dstm32l072xx.h165 __IO uint32_t CCR; member
252 __IO uint32_t CCR; /*!< DMA channel x configuration register */ member
/loramac-node-3.4.0/src/boards/NucleoL476/cmsis/
Dstm32l476xx.h240 …__IO uint32_t CCR; /*!< ADC common configuration register, Address offset: AD… member
360 …__IO uint32_t CCR; /*!< DAC calibration control register, Address o… member
423 __IO uint32_t CCR; /*!< DMA channel x configuration register */ member
687 …__IO uint32_t CCR; /*!< QUADSPI Communication Configuration register, Address offset… member
993 …__IO uint32_t CCR; /*!< VREFBUF calibration and control register, Address offset: 0x04 … member
/loramac-node-3.4.0/src/boards/NucleoL073/cmsis/
Dstm32l073xx.h166 __IO uint32_t CCR; member
253 __IO uint32_t CCR; /*!< DMA channel x configuration register */ member