Home
last modified time | relevance | path

Searched refs:INT_MASK (Results 1 – 25 of 61) sorted by relevance

123

/ThreadX-v6.3.0/ports_module/cortex_r4/ac6/module_manager/src/
Dtx_thread_interrupt_control.S33 #define INT_MASK 0xC0 // Interrupt bit mask macro
35 #define INT_MASK 0x80 // Interrupt bit mask macro
93 BIC r1, r3, #INT_MASK // Clear interrupt lockout bits
99 AND r0, r3, #INT_MASK // Return previous interrupt mask
/ThreadX-v6.3.0/ports/cortex_r4/ac6/src/
Dtx_thread_interrupt_control.S33 #define INT_MASK 0xC0 // Interrupt bit mask macro
35 #define INT_MASK 0x80 // Interrupt bit mask macro
93 BIC r1, r3, #INT_MASK // Clear interrupt lockout bits
99 AND r0, r3, #INT_MASK // Return previous interrupt mask
/ThreadX-v6.3.0/ports_smp/cortex_r8_smp/ac5/src/
Dtx_thread_interrupt_control.s24 INT_MASK EQU 0xC0 // Interrupt bit mask define
26 INT_MASK EQU 0x80 // Interrupt bit mask define
76 BIC r1, r3, #INT_MASK // Clear interrupt lockout bits
82 AND r0, r3, #INT_MASK // Return previous interrupt mask
/ThreadX-v6.3.0/ports/cortex_a9/iar/src/
Dtx_thread_interrupt_control.s33 INT_MASK DEFINE 0xC0 ; Interrupt bit mask label
35 INT_MASK DEFINE 0x80 ; Interrupt bit mask label
87 BIC r1, r3, #INT_MASK ; Clear interrupt lockout bits
93 AND r0, r3, #INT_MASK ; Return previous interrupt mask
/ThreadX-v6.3.0/ports_smp/cortex_a7_smp/gnu/src/
Dtx_thread_interrupt_control.S33 INT_MASK = 0xC0 @ Interrupt bit mask define
35 INT_MASK = 0x80 @ Interrupt bit mask define
89 BIC r1, r3, #INT_MASK @ Clear interrupt lockout bits
95 AND r0, r3, #INT_MASK @ Return previous interrupt mask
/ThreadX-v6.3.0/ports/cortex_a5/iar/src/
Dtx_thread_interrupt_control.s33 INT_MASK DEFINE 0xC0 ; Interrupt bit mask label
35 INT_MASK DEFINE 0x80 ; Interrupt bit mask label
87 BIC r1, r3, #INT_MASK ; Clear interrupt lockout bits
93 AND r0, r3, #INT_MASK ; Return previous interrupt mask
/ThreadX-v6.3.0/ports/cortex_a8/iar/src/
Dtx_thread_interrupt_control.s33 INT_MASK DEFINE 0xC0 ; Interrupt bit mask label
35 INT_MASK DEFINE 0x80 ; Interrupt bit mask label
87 BIC r1, r3, #INT_MASK ; Clear interrupt lockout bits
93 AND r0, r3, #INT_MASK ; Return previous interrupt mask
/ThreadX-v6.3.0/ports_smp/cortex_a9_smp/gnu/src/
Dtx_thread_interrupt_control.S33 INT_MASK = 0xC0 @ Interrupt bit mask define
35 INT_MASK = 0x80 @ Interrupt bit mask define
89 BIC r1, r3, #INT_MASK @ Clear interrupt lockout bits
95 AND r0, r3, #INT_MASK @ Return previous interrupt mask
/ThreadX-v6.3.0/ports/arm9/iar/src/
Dtx_thread_interrupt_control.s33 INT_MASK DEFINE 0xC0 ; Interrupt bit mask label
35 INT_MASK DEFINE 0x80 ; Interrupt bit mask label
87 BIC r1, r3, #INT_MASK ; Clear interrupt lockout bits
93 AND r0, r3, #INT_MASK ; Return previous interrupt mask
/ThreadX-v6.3.0/ports/cortex_a7/iar/src/
Dtx_thread_interrupt_control.s33 INT_MASK DEFINE 0xC0 ; Interrupt bit mask label
35 INT_MASK DEFINE 0x80 ; Interrupt bit mask label
87 BIC r1, r3, #INT_MASK ; Clear interrupt lockout bits
93 AND r0, r3, #INT_MASK ; Return previous interrupt mask
/ThreadX-v6.3.0/ports/arm11/iar/src/
Dtx_thread_interrupt_control.s33 INT_MASK DEFINE 0xC0 ; Interrupt bit mask label
35 INT_MASK DEFINE 0x80 ; Interrupt bit mask label
87 BIC r1, r3, #INT_MASK ; Clear interrupt lockout bits
93 AND r0, r3, #INT_MASK ; Return previous interrupt mask
/ThreadX-v6.3.0/ports_smp/cortex_a5_smp/gnu/src/
Dtx_thread_interrupt_control.S33 INT_MASK = 0xC0 @ Interrupt bit mask define
35 INT_MASK = 0x80 @ Interrupt bit mask define
89 BIC r1, r3, #INT_MASK @ Clear interrupt lockout bits
95 AND r0, r3, #INT_MASK @ Return previous interrupt mask
/ThreadX-v6.3.0/ports_smp/cortex_a9_smp/ac5/src/
Dtx_thread_interrupt_control.s33 INT_MASK EQU 0xC0 ; Interrupt bit mask define
35 INT_MASK EQU 0x80 ; Interrupt bit mask define
86 BIC r1, r3, #INT_MASK ; Clear interrupt lockout bits
92 AND r0, r3, #INT_MASK ; Return previous interrupt mask
/ThreadX-v6.3.0/ports/cortex_r4/ac5/src/
Dtx_thread_interrupt_control.s33 INT_MASK EQU 0xC0 ; Interrupt bit mask define
35 INT_MASK EQU 0x80 ; Interrupt bit mask define
86 BIC r1, r3, #INT_MASK ; Clear interrupt lockout bits
92 AND r0, r3, #INT_MASK ; Return previous interrupt mask
/ThreadX-v6.3.0/ports/cortex_r5/ac5/src/
Dtx_thread_interrupt_control.s33 INT_MASK EQU 0xC0 ; Interrupt bit mask define
35 INT_MASK EQU 0x80 ; Interrupt bit mask define
86 BIC r1, r3, #INT_MASK ; Clear interrupt lockout bits
92 AND r0, r3, #INT_MASK ; Return previous interrupt mask
/ThreadX-v6.3.0/ports/cortex_a8/ac5/src/
Dtx_thread_interrupt_control.s33 INT_MASK EQU 0xC0 ; Interrupt bit mask define
35 INT_MASK EQU 0x80 ; Interrupt bit mask define
86 BIC r1, r3, #INT_MASK ; Clear interrupt lockout bits
92 AND r0, r3, #INT_MASK ; Return previous interrupt mask
/ThreadX-v6.3.0/ports/cortex_a9/ac5/src/
Dtx_thread_interrupt_control.s33 INT_MASK EQU 0xC0 ; Interrupt bit mask define
35 INT_MASK EQU 0x80 ; Interrupt bit mask define
86 BIC r1, r3, #INT_MASK ; Clear interrupt lockout bits
92 AND r0, r3, #INT_MASK ; Return previous interrupt mask
/ThreadX-v6.3.0/ports/cortex_a7/ac5/src/
Dtx_thread_interrupt_control.s33 INT_MASK EQU 0xC0 ; Interrupt bit mask define
35 INT_MASK EQU 0x80 ; Interrupt bit mask define
86 BIC r1, r3, #INT_MASK ; Clear interrupt lockout bits
92 AND r0, r3, #INT_MASK ; Return previous interrupt mask
/ThreadX-v6.3.0/ports/arm11/ac5/src/
Dtx_thread_interrupt_control.s33 INT_MASK EQU 0xC0 ; Interrupt bit mask define
35 INT_MASK EQU 0x80 ; Interrupt bit mask define
86 BIC r1, r3, #INT_MASK ; Clear interrupt lockout bits
92 AND r0, r3, #INT_MASK ; Return previous interrupt mask
/ThreadX-v6.3.0/ports_module/cortex_a7/ac5/module_manager/src/
Dtx_thread_interrupt_control.s33 INT_MASK EQU 0xC0 ; Interrupt bit mask define
35 INT_MASK EQU 0x80 ; Interrupt bit mask define
86 BIC r1, r3, #INT_MASK ; Clear interrupt lockout bits
92 AND r0, r3, #INT_MASK ; Return previous interrupt mask
/ThreadX-v6.3.0/ports/arm9/ac5/src/
Dtx_thread_interrupt_control.s33 INT_MASK EQU 0xC0 ; Interrupt bit mask define
35 INT_MASK EQU 0x80 ; Interrupt bit mask define
86 BIC r1, r3, #INT_MASK ; Clear interrupt lockout bits
92 AND r0, r3, #INT_MASK ; Return previous interrupt mask
/ThreadX-v6.3.0/ports_smp/cortex_a7_smp/ac5/src/
Dtx_thread_interrupt_control.s33 INT_MASK EQU 0xC0 ; Interrupt bit mask define
35 INT_MASK EQU 0x80 ; Interrupt bit mask define
86 BIC r1, r3, #INT_MASK ; Clear interrupt lockout bits
92 AND r0, r3, #INT_MASK ; Return previous interrupt mask
/ThreadX-v6.3.0/ports_smp/cortex_a5_smp/ac5/src/
Dtx_thread_interrupt_control.s33 INT_MASK EQU 0xC0 ; Interrupt bit mask define
35 INT_MASK EQU 0x80 ; Interrupt bit mask define
86 BIC r1, r3, #INT_MASK ; Clear interrupt lockout bits
92 AND r0, r3, #INT_MASK ; Return previous interrupt mask
/ThreadX-v6.3.0/ports/cortex_a5/ac5/src/
Dtx_thread_interrupt_control.s33 INT_MASK EQU 0xC0 ; Interrupt bit mask define
35 INT_MASK EQU 0x80 ; Interrupt bit mask define
86 BIC r1, r3, #INT_MASK ; Clear interrupt lockout bits
92 AND r0, r3, #INT_MASK ; Return previous interrupt mask
/ThreadX-v6.3.0/ports_module/cortex_r4/iar/module_manager/src/
Dtx_thread_interrupt_control.s25 INT_MASK DEFINE 0x80 ; Interrupt bit mask label
76 BIC r1, r3, #INT_MASK ; Clear interrupt lockout bits
82 AND r0, r3, #INT_MASK ; Return previous interrupt mask

123