Home
last modified time | relevance | path

Searched refs:SP (Results 1 – 25 of 118) sorted by relevance

12345

/ThreadX-v6.4.1/ports/c667x/ccs/src/
Dtx_thread_context_save.asm34 SP .set B15 label
98 STW A5,*+SP(40) ; Save A5
99 STW A6,*+SP(44) ; Save A6
100 STW A7,*+SP(48) ; Save A7
101 STW A8,*+SP(52) ; Save A8
112 STW A9,*+SP(56) ; Save A9
113 STW B0,*+SP(84) ; Save B0
114 STW B1,*+SP(88) ; Save B1
115 STW B2,*+SP(92) ; Save B2
117 STW B4,*+SP(100) ; Save B4
[all …]
Dtx_thread_schedule.asm34 SP .set B15 label
126 LDW *+A4(8),SP ; Switch to thread's stack
144 ; SP = _tx_thread_execute_ptr -> tx_thread_stack_ptr;
151 LDW *+SP(8),B0 ; Pickup saved CSR
152 LDW *+SP(12),B3 ; Pickup saved B3/IPR
153 LDW *+SP(16),B1 ; Pickup saved AMR
154 LDW *+SP(20),A10 ; Restore A10
155 LDW *+SP(24),A11 ; Restore A11
156 LDW *+SP(28),A12 ; Restore A12
157 LDW *+SP(32),A13 ; Restore A13
[all …]
Dtx_thread_context_restore.asm34 SP .set B15 label
118 LDW *+SP(8),B0 ; Recover saved CSR
119 LDW *+SP(12),B1 ; Recover saved IRP
120 LDW *+SP(16),B2 ; Recover saved AMR
121 LDW *+SP(20),A0 ; Recover A0
122 LDW *+SP(24),A1 ; Recover A1
123 LDW *+SP(28),A2 ; Recover A2
124 LDW *+SP(32),A3 ; Recover A3
125 LDW *+SP(36),A4 ; Recover A4
126 LDW *+SP(40),A5 ; Recover A5
[all …]
Dtx_thread_system_return.asm33 SP .set B15 label
92 ADDK -64,SP ; Allocate stack space
94 STW B2,*+SP(4) ; Save stack type
95 STW B0,*+SP(8) ; Save CSR
96 STW B3,*+SP(12) ; Save B3 (return address)
97 STW B1,*+SP(16) ; Save AMR
98 STW A10,*+SP(20) ; Save A10
99 STW A11,*+SP(24) ; Save A11
100 STW A12,*+SP(28) ; Save A12
101 STW A13,*+SP(32) ; Save A13
[all …]
Dtx_timer_interrupt.asm33 SP .set B15 label
288 LDW *+SP(20),A0 ; Recover A0
289 LDW *+SP(24),A1 ; Recover A1
290 LDW *+SP(28),A2 ; Recover A2
291 LDW *+SP(32),A3 ; Recover A3
293 || LDW *+SP(36),A4 ; Recover A4
294 LDW *+SP(96),B3 ; Recover B3
295 ADDK.S2 288,SP ; Recover stack space
Dtx_thread_interrupt_control.asm33 SP .set B15 label
Dtx_thread_stack_build.asm33 SP .set B15 label
/ThreadX-v6.4.1/ports_module/rxv2/iar/module_manager/src/
Dtx_thread_schedule.s125 MOV.L 8[R2],SP // Pickup stack pointer
283 MOV.L [SP], R5 // Get return address
312 MOV.L 4[SP], R5
314 MOV.L R5, 4[SP]
355 MOV.L [SP],R5
360 MOV.L R5,4[SP]
Dtx_thread_stack_build.s142 ; Store initial SP in thread control block
/ThreadX-v6.4.1/ports/c667x/ccs/example_build/sample_threadx_ta6678fmc/
Dtx_initialize_low_level.asm34 SP .set B15 label
/ThreadX-v6.4.1/ports/c667x/ccs/example_build/sample_threadx_c6678evm/
Dtx_initialize_low_level.asm34 SP .set B15 label
/ThreadX-v6.4.1/ports/rxv1/ccrx/src/
Dtx_thread_context_save.src90 ; (lower address) SP -> [return address of this call]
91 ; SP+4 -> Saved R1
92 ; SP+8 -> Saved R2
93 ; SP+12-> Interrupted PC
94 ; SP+16-> Interrupted PSW
/ThreadX-v6.4.1/ports/rxv3/ccrx/src/
Dtx_thread_context_save.src90 ; (lower address) SP -> [return address of this call]
91 ; SP+4 -> Saved R1
92 ; SP+8 -> Saved R2
93 ; SP+12-> Interrupted PC
94 ; SP+16-> Interrupted PSW
/ThreadX-v6.4.1/ports/rxv2/ccrx/src/
Dtx_thread_context_save.src90 ; (lower address) SP -> [return address of this call]
91 ; SP+4 -> Saved R1
92 ; SP+8 -> Saved R2
93 ; SP+12-> Interrupted PC
94 ; SP+16-> Interrupted PSW
/ThreadX-v6.4.1/ports/c667x/ccs/
Dreadme_threadx.txt224 LDW *+SP(20),A0 ; Recover A0
225 LDW *+SP(24),A1 ; Recover A1
226 LDW *+SP(28),A2 ; Recover A2
227 LDW *+SP(32),A3 ; Recover A3
229 || LDW *+SP(36),A4 ; Recover A4
230 LDW *+SP(96),B3 ; Recover B3
231 ADDK.S2 288,SP ; Recover stack space
/ThreadX-v6.4.1/ports/rxv1/iar/src/
Dtx_thread_stack_build.s136 ; Store initial SP in thread control block
/ThreadX-v6.4.1/ports/rxv1/gnu/src/
Dtx_thread_stack_build.S135 ; Store initial SP in thread control block
/ThreadX-v6.4.1/ports/rxv3/iar/src/
Dtx_thread_stack_build.s144 ; Store initial SP in thread control block
/ThreadX-v6.4.1/ports/rxv2/gnu/src/
Dtx_thread_stack_build.S154 ; Store initial SP in thread control block
/ThreadX-v6.4.1/ports/rxv2/iar/src/
Dtx_thread_stack_build.s144 ; Store initial SP in thread control block
/ThreadX-v6.4.1/ports/rxv3/gnu/src/
Dtx_thread_stack_build.S152 ; Store initial SP in thread control block
/ThreadX-v6.4.1/ports_arch/ARMv8-M/threadx/ac6/src/
Dtx_misra.S494 LDR R6,[SP, #+28]
522 LDR R0,[SP, #+32]
527 LDR R0,[SP, #+24]
/ThreadX-v6.4.1/ports_arch/ARMv8-M/threadx/gnu/src/
Dtx_misra.S494 LDR R6,[SP, #+28]
522 LDR R0,[SP, #+32]
527 LDR R0,[SP, #+24]
/ThreadX-v6.4.1/ports/cortex_m23/ac6/src/
Dtx_misra.S499 LDR R6,[SP, #+28]
527 LDR R0,[SP, #+32]
532 LDR R0,[SP, #+24]
/ThreadX-v6.4.1/ports/cortex_m23/gnu/src/
Dtx_misra.S499 LDR R6,[SP, #+28]
527 LDR R0,[SP, #+32]
532 LDR R0,[SP, #+24]

12345