Home
last modified time | relevance | path

Searched refs:RX (Results 1 – 25 of 250) sorted by relevance

12345678910

/Linux-v6.1/arch/x86/crypto/
Dcast5-avx-x86_64-asm_64.S46 #define RX %xmm8 macro
126 F_head(b1, RX, RGI1, RGI2, op0); \
127 F_head(b2, RX, RGI3, RGI4, op0); \
129 F_tail(b1, RX, RGI1, RGI2, op1, op2, op3); \
132 vpxor a1, RX, a1; \
244 inpack_blocks(RL1, RR1, RTMP, RX, RKM);
245 inpack_blocks(RL2, RR2, RTMP, RX, RKM);
246 inpack_blocks(RL3, RR3, RTMP, RX, RKM);
247 inpack_blocks(RL4, RR4, RTMP, RX, RKM);
277 outunpack_blocks(RR1, RL1, RTMP, RX, RKM);
[all …]
Dcast6-avx-x86_64-asm_64.S47 #define RX %xmm8 macro
126 F_head(b1, RX, RGI1, RGI2, op0); \
127 F_head(b2, RX, RGI3, RGI4, op0); \
129 F_tail(b1, RX, RGI1, RGI2, op1, op2, op3); \
132 vpxor a1, RX, a1; \
265 inpack_blocks(RA1, RB1, RC1, RD1, RTMP, RX, RKRF, RKM);
266 inpack_blocks(RA2, RB2, RC2, RD2, RTMP, RX, RKRF, RKM);
289 outunpack_blocks(RA1, RB1, RC1, RD1, RTMP, RX, RKRF, RKM);
290 outunpack_blocks(RA2, RB2, RC2, RD2, RTMP, RX, RKRF, RKM);
313 inpack_blocks(RA1, RB1, RC1, RD1, RTMP, RX, RKRF, RKM);
[all …]
/Linux-v6.1/arch/arc/lib/
Dmemcpy-archs.S9 # define SHIFT_1(RX,RY,IMM) asl RX, RY, IMM ; << argument
10 # define SHIFT_2(RX,RY,IMM) lsr RX, RY, IMM ; >> argument
11 # define MERGE_1(RX,RY,IMM) asl RX, RY, IMM argument
12 # define MERGE_2(RX,RY,IMM) argument
13 # define EXTRACT_1(RX,RY,IMM) and RX, RY, 0xFFFF argument
14 # define EXTRACT_2(RX,RY,IMM) lsr RX, RY, IMM argument
16 # define SHIFT_1(RX,RY,IMM) lsr RX, RY, IMM ; >> argument
17 # define SHIFT_2(RX,RY,IMM) asl RX, RY, IMM ; << argument
18 # define MERGE_1(RX,RY,IMM) asl RX, RY, IMM ; << argument
19 # define MERGE_2(RX,RY,IMM) asl RX, RY, IMM ; << argument
[all …]
Dmemcpy-archs-unaligned.S12 # define LOADX(DST,RX) ldd.ab DST, [RX, 8] argument
13 # define STOREX(SRC,RX) std.ab SRC, [RX, 8] argument
17 # define LOADX(DST,RX) ld.ab DST, [RX, 4] argument
18 # define STOREX(SRC,RX) st.ab SRC, [RX, 4] argument
/Linux-v6.1/Documentation/gpu/amdgpu/
Ddgpu-asic-info-table.csv12 Radeon RX 470 /480 /570 /580 /590 Series - AMD Radeon (TM) (Pro WX) 5100 /E9390 /E9560 /E9565 /V735…
13 Radeon (TM) (RX|Pro WX) E9260 /460 /V5300X /550 /560(X) Series, POLARIS11, DCE 11.2, 8, VCE 3.4 / U…
14 Radeon (RX/Pro) 500 /540(X) /550 /640 /WX2100 /WX3100 /WX200 Series, POLARIS12, DCE 11.2, 8, VCE 3.…
15 Radeon (RX|TM) (PRO|WX) Vega /MI25 /V320 /V340L /8200 /9100 /SSG MxGPU, VEGA10, DCE 12, 9.0.1, VCE …
19 AMD Radeon (RX|Pro) 5600(M|XT) /5700 (M|XT|XTB) /W5700, NAVI10, DCN 2.0.0, 10.1.10, VCN 2.0.0, 5.0.0
21 AMD Radeon RX 6800(XT) /6900(XT) /W6800, SIENNA_CICHLID, DCN 3.0.0, 10.3.0, VCN 3.0.0, 5.2.0
22 AMD Radeon RX 6700 XT / 6800M / 6700M, NAVY_FLOUNDER, DCN 3.0.0, 10.3.2, VCN 3.0.0, 5.2.2
23 AMD Radeon RX 6600(XT) /6600M /W6600 /W6600M, DIMGREY_CAVEFISH, DCN 3.0.2, 10.3.4, VCN 3.0.16, 5.2.4
24 AMD Radeon RX 6500M /6300M /W6500M /W6300M, BEIGE_GOBY, DCN 3.0.3, 10.3.5, VCN 3.0.33, 5.2.5
/Linux-v6.1/Documentation/devicetree/bindings/net/
Dmicrel-ksz90x1.txt49 - rxdv-skew-ps : Skew control of RX CTL pad
52 - rxd0-skew-ps : Skew control of RX data 0 pad
53 - rxd1-skew-ps : Skew control of RX data 1 pad
54 - rxd2-skew-ps : Skew control of RX data 2 pad
55 - rxd3-skew-ps : Skew control of RX data 3 pad
137 - rxc-skew-ps : Skew control of RX clock pad
142 - rxdv-skew-ps : Skew control of RX CTL pad
144 - rxd0-skew-ps : Skew control of RX data 0 pad
145 - rxd1-skew-ps : Skew control of RX data 1 pad
146 - rxd2-skew-ps : Skew control of RX data 2 pad
[all …]
Dxilinx_axienet.txt7 segments of memory for buffering TX and RX, as well as the capability of
8 offloading TX/RX checksum calculation off the processor.
24 - interrupts : Should be a list of 2 or 3 interrupts: TX DMA, RX DMA,
26 specified, the TX/RX DMA interrupts should be on that node
41 - xlnx,rxcsum : Same values as xlnx,txcsum but for RX checksum offload
66 device (DMA registers and DMA TX/RX interrupts) rather
/Linux-v6.1/drivers/spi/
Dspi-loopback-test.c86 .rx_buf = RX(0),
100 .rx_buf = RX(PAGE_SIZE - 4),
124 .rx_buf = RX(0),
191 .rx_buf = RX(0),
208 .rx_buf = RX(0),
225 .rx_buf = RX(0),
239 .rx_buf = RX(0),
246 .rx_buf = RX(SPI_TEST_MAX_SIZE_HALF),
261 .rx_buf = RX(1024),
267 .rx_buf = RX(0),
[all …]
/Linux-v6.1/Documentation/networking/device_drivers/can/freescale/
Dflexcan.rst13 For most flexcan IP cores the driver supports 2 RX modes:
20 configured for RX-FIFO mode.
22 The RX FIFO mode uses a hardware FIFO with a depth of 6 CAN frames,
40 more performant "RX mailbox" mode and will use "RX FIFO" mode
47 This mode activates the "RX mailbox mode" for better performance, on
/Linux-v6.1/drivers/net/ethernet/mellanox/mlx4/
Den_cq.c104 if (cq->type == RX) { in mlx4_en_activate_cq()
131 if (cq->type == RX) in mlx4_en_activate_cq()
134 if ((cq->type != RX && priv->hwtstamp_config.tx_type) || in mlx4_en_activate_cq()
135 (cq->type == RX && priv->hwtstamp_config.rx_filter)) in mlx4_en_activate_cq()
153 case RX: in mlx4_en_activate_cq()
180 cq->type == RX) in mlx4_en_destroy_cq()
/Linux-v6.1/Documentation/networking/device_drivers/ethernet/toshiba/
Dspider_net.rst18 The Structure of the RX Ring.
20 The receive (RX) ring is a circular linked list of RX descriptors,
36 spidernet device driver) allocates a set of RX descriptors and RX
47 flowing RX traffic, every descr behind it should be marked "full",
55 and advance the tail pointer. Thus, when there is flowing RX traffic,
57 all of those behind it should be "not-in-use". When RX traffic is not
68 is flowing RX traffic, everything in front of the head pointer should
70 RX traffic is flowing, then the head pointer can catch up to the tail
113 The RX RAM full bug/feature
116 As long as the OS can empty out the RX buffers at a rate faster than
[all …]
/Linux-v6.1/Documentation/networking/
Dmac80211-auth-assoc-deauth.txt32 driver->mac80211: RX probe response
36 driver->mac80211: RX auth frame
40 driver->mac80211: RX auth frame
44 mac80211->userspace: RX auth frame
60 driver->mac80211: RX assoc response
Daf_xdp.rst24 syscall. Associated with each XSK are two rings: the RX ring and the
25 TX ring. A socket can receive packets on the RX ring and it can send
28 to have at least one of these rings for each socket. An RX or TX
30 UMEM. RX and TX can share the same UMEM so that a packet does not have
31 to be copied between RX and TX. Moreover, if a packet needs to be kept
44 to fill in with RX packet data. References to these frames will then
45 appear in the RX ring once each packet has been received. The
48 space, for either TX or RX. Thus, the frame addrs appearing in the
50 TX ring. In summary, the RX and FILL rings are used for the RX path
62 then receive frame addr references in its own RX ring that point to
[all …]
Dtls.rst212 `An example <https://github.com/ktls/af_ktls-tool/commits/RX>`_
262 number of TX and RX sessions currently installed where host handles
266 number of TX and RX sessions currently installed where NIC handles
270 number of TX and RX sessions opened with host cryptography
273 number of TX and RX sessions opened with NIC cryptography
279 number of RX resyncs sent to NICs handling cryptography
282 number of RX records which had to be re-decrypted due to
287 number of data RX records which had to be re-decrypted due to
Dgeneric-hdlc.rst71 - both RX clock and TX clock external
73 - both RX clock and TX clock internal
75 - RX clock external, TX clock internal
77 - RX clock external, TX clock derived from RX clock
/Linux-v6.1/sound/soc/fsl/
Dimx-audio-rpmsg.c48 spin_lock_irqsave(&info->lock[RX], flags); in imx_audio_rpmsg_cb()
53 spin_unlock_irqrestore(&info->lock[RX], flags); in imx_audio_rpmsg_cb()
54 info->callback[RX](info->callback_param[RX]); in imx_audio_rpmsg_cb()
Dfsl_ssi.c56 #define RX 0 macro
407 int dir = tx ? TX : RX; in fsl_ssi_config_enable()
427 srcr = vals[RX].srcr | vals[TX].srcr; in fsl_ssi_config_enable()
428 stcr = vals[RX].stcr | vals[TX].stcr; in fsl_ssi_config_enable()
429 sier = vals[RX].sier | vals[TX].sier; in fsl_ssi_config_enable()
511 int adir = tx ? RX : TX; in fsl_ssi_config_disable()
512 int dir = tx ? TX : RX; in fsl_ssi_config_disable()
590 vals[RX].sier = SSI_SIER_RFF0_EN | FSLSSI_SIER_DBG_RX_FLAGS; in fsl_ssi_setup_regvals()
591 vals[RX].srcr = SSI_SRCR_RFEN0; in fsl_ssi_setup_regvals()
592 vals[RX].scr = SSI_SCR_SSIEN | SSI_SCR_RE; in fsl_ssi_setup_regvals()
[all …]
/Linux-v6.1/Documentation/networking/device_drivers/ethernet/google/
Dgve.rst33 - Bar2 - IRQ, RX and TX doorbells
138 - Every TX and RX queue is assigned a notification block.
140 - TX and RX buffers queues, which send descriptors to the device, use MMIO
143 - RX and TX completion queues, which receive descriptors from the device, use a
150 - It's the driver's responsibility to ensure that the RX and TX completion
154 - TX packets have a 16 bit completion_tag and RX buffers have a 16 bit
155 buffer_id. These will be returned on the TX completion and RX queues
165 The driver posts fixed sized buffers to HW on the RX buffer queue. The packet
166 received on the associated RX queue may span multiple descriptors.
/Linux-v6.1/Documentation/devicetree/bindings/sound/
Dnvidia,tegra30-ahub.txt59 For RX CIFs, the numbers indicate the register number within AHUB routing
60 register space (APBIF 0..3 RX, I2S 0..5 RX, DAM 0..2 RX 0..1, SPDIF RX 0..1).
/Linux-v6.1/arch/arm64/boot/dts/amlogic/
Dmeson-gxbb-nanopi-k2.dts237 gpio-line-names = "UART TX", "UART RX", "Power Control", "Power Key In",
248 "Eth MDIO", "Eth MDC", "Eth RGMII RX Clk",
249 "Eth RX DV", "Eth RX D0", "Eth RX D1", "Eth RX D2",
250 "Eth RX D3", "Eth RGMII TX Clk", "Eth TX En",
286 "Bluetooth UART TX", "Bluetooth UART RX",
Dmeson-gxbb-odroidc2.dts295 gpio-line-names = "UART TX", "UART RX", "VCCK En", "TF 3V3/1V8 En",
306 "Eth MDIO", "Eth MDC", "Eth RGMII RX Clk",
307 "Eth RX DV", "Eth RX D0", "Eth RX D1", "Eth RX D2",
308 "Eth RX D3", "Eth RGMII TX Clk", "Eth TX En",
/Linux-v6.1/sound/soc/tegra/
Dtegra210_ahub.c122 DAI(SFC1 RX),
124 DAI(SFC2 RX),
126 DAI(SFC3 RX),
128 DAI(SFC4 RX),
131 DAI(MVC1 RX),
133 DAI(MVC2 RX),
174 DAI(OPE1 RX),
176 DAI(OPE2 RX),
217 DAI(SFC1 RX),
219 DAI(SFC2 RX),
[all …]
/Linux-v6.1/Documentation/networking/device_drivers/ethernet/stmicro/
Dstmmac.rst78 - Programmable TX and RX Watchdog and Coalesce Settings
84 - Frame Preemption for TX and RX
88 RX: WRR, SP)
89 - Flexible RX Parser
166 This parameter changes the default RX DMA packet buffer size.
218 the reception on chips older than the 3.50. New chips have an HW RX Watchdog
380 9) Core is able to perform TX Checksum and/or RX Checksum in HW::
400 15) Force to disable the RX Watchdog feature and switch to NAPI mode::
414 20) Limit the maximum TX and RX FIFO size::
419 21) Use the specified number of TX and RX Queues::
[all …]
/Linux-v6.1/arch/arm/boot/dts/
Domap2430.dtsi181 <60>, /* RX interrupt */
182 <61>; /* RX overflow interrupt */
198 <63>; /* RX interrupt */
214 <90>; /* RX interrupt */
230 <55>; /* RX interrupt */
246 <82>; /* RX interrupt */
/Linux-v6.1/Documentation/networking/device_drivers/ethernet/aquantia/
Datlantic.rst193 ITR mode, TX/RX coalescing timings could be viewed with::
256 RX flow rules (ntuple filters)
269 To enable or disable the RX flow rules::
353 appropriate queue. RX filters is supported on all kernels 2.6.30 and later.
360 RX Flow L3/L4 rule may be used.
420 0xFFFF Auto throttling mode. Driver will choose the best RX and TX
434 aq_itr_rx - RX interrupt throttle rate
441 RX side throttling in microseconds. Adapter will setup maximum interrupt delay
459 RX page order override. Thats a power of 2 number of RX pages allocated for
470 RX refill threshold. RX path will not refill freed descriptors until the

12345678910