Home
last modified time | relevance | path

Searched refs:DPU_REG_READ (Results 1 – 10 of 10) sorted by relevance

/Linux-v4.19/drivers/gpu/drm/msm/disp/dpu1/
Ddpu_hw_vbif.c53 pnd = DPU_REG_READ(c, VBIF_XIN_PND_ERR); in dpu_hw_clear_errors()
54 src = DPU_REG_READ(c, VBIF_XIN_SRC_ERR); in dpu_hw_clear_errors()
88 reg_val = DPU_REG_READ(c, reg_off); in dpu_hw_set_mem_type()
109 reg_val = DPU_REG_READ(c, reg_off); in dpu_hw_set_limit_conf()
131 reg_val = DPU_REG_READ(c, reg_off); in dpu_hw_get_limit_conf()
143 reg_val = DPU_REG_READ(c, VBIF_XIN_HALT_CTRL0); in dpu_hw_set_halt_ctrl()
159 reg_val = DPU_REG_READ(c, VBIF_XIN_HALT_CTRL1); in dpu_hw_get_halt_ctrl()
178 reg_val = DPU_REG_READ(c, VBIF_XINL_QOS_RP_REMAP_000 + reg_high); in dpu_hw_set_qos_remap()
179 reg_val_lvl = DPU_REG_READ(c, VBIF_XINL_QOS_LVL_REMAP_000 + reg_high); in dpu_hw_set_qos_remap()
203 reg_val = DPU_REG_READ(c, VBIF_WRITE_GATHER_EN); in dpu_hw_set_write_gather_en()
Ddpu_hw_pingpong.c131 cfg = DPU_REG_READ(c, PP_SYNC_CONFIG_VSYNC); in dpu_hw_pp_connect_external_te()
153 val = DPU_REG_READ(c, PP_VSYNC_INIT_VAL); in dpu_hw_pp_get_vsync_info()
156 val = DPU_REG_READ(c, PP_INT_COUNT_VAL); in dpu_hw_pp_get_vsync_info()
160 val = DPU_REG_READ(c, PP_LINE_COUNT); in dpu_hw_pp_get_vsync_info()
176 init = DPU_REG_READ(c, PP_VSYNC_INIT_VAL) & 0xFFFF; in dpu_hw_pp_get_line_count()
177 height = DPU_REG_READ(c, PP_SYNC_CONFIG_HEIGHT) & 0xFFFF; in dpu_hw_pp_get_line_count()
182 line = DPU_REG_READ(c, PP_INT_COUNT_VAL) & 0xFFFF; in dpu_hw_pp_get_line_count()
Ddpu_hw_intf.c109 intf_cfg = DPU_REG_READ(c, INTF_CONFIG); in dpu_hw_intf_setup_timing_engine()
221 fetch_enable = DPU_REG_READ(c, INTF_CONFIG); in dpu_hw_intf_setup_prg_fetch()
239 s->is_en = DPU_REG_READ(c, INTF_TIMING_ENGINE_EN); in dpu_hw_intf_get_status()
241 s->frame_count = DPU_REG_READ(c, INTF_FRAME_COUNT); in dpu_hw_intf_get_status()
242 s->line_count = DPU_REG_READ(c, INTF_LINE_COUNT); in dpu_hw_intf_get_status()
270 return DPU_REG_READ(c, INTF_MISR_SIGNATURE); in dpu_hw_intf_collect_misr()
282 return DPU_REG_READ(c, INTF_LINE_COUNT); in dpu_hw_intf_get_line_count()
Ddpu_hw_top.c137 reg_val = DPU_REG_READ(c, reg_off); in dpu_hw_setup_clk_force_ctrl()
163 value = DPU_REG_READ(c, DANGER_STATUS); in dpu_hw_get_danger_status()
192 reg = DPU_REG_READ(c, MDP_VSYNC_SEL); in dpu_hw_setup_vsync_source()
239 reg = DPU_REG_READ(c, wd_ctl2); in dpu_hw_setup_vsync_source()
260 value = DPU_REG_READ(c, SAFE_STATUS); in dpu_hw_get_safe_status()
Ddpu_hw_lm.c89 op_mode = DPU_REG_READ(c, LM_OP_MODE); in dpu_hw_lm_setup_out()
162 op_mode = DPU_REG_READ(c, LM_OP_MODE); in dpu_hw_lm_setup_color3()
195 return DPU_REG_READ(c, LM_MISR_SIGNATURE); in dpu_hw_lm_collect_misr()
Ddpu_hw_sspp.c192 mode_mask = DPU_REG_READ(&ctx->hw, SSPP_MULTIRECT_OPMODE + idx); in dpu_hw_sspp_setup_multirect()
214 opmode = DPU_REG_READ(&ctx->hw, SSPP_VIG_OP_MODE + idx); in _sspp_setup_opmode()
233 opmode = DPU_REG_READ(&ctx->hw, SSPP_VIG_CSC_10_OP_MODE + idx); in _sspp_setup_csc10_opmode()
270 opmode = DPU_REG_READ(c, op_mode_off + idx); in dpu_hw_sspp_setup_format()
478 ystride0 = DPU_REG_READ(c, SSPP_SRC_YSTRIDE0 + idx); in dpu_hw_sspp_setup_rects()
479 ystride1 = DPU_REG_READ(c, SSPP_SRC_YSTRIDE1 + idx); in dpu_hw_sspp_setup_rects()
Ddpu_hw_ctl.c114 return DPU_REG_READ(c, CTL_FLUSH); in dpu_hw_ctl_get_flush_register()
253 status = DPU_REG_READ(c, CTL_SW_RESET); in dpu_hw_ctl_poll_reset_status()
279 status = DPU_REG_READ(c, CTL_SW_RESET); in dpu_hw_ctl_wait_reset_status()
Ddpu_hw_interrupts.c1031 intr->save_irq_status[i] = DPU_REG_READ(&intr->hw, in dpu_hw_intr_get_interrupt_statuses()
1035 enable_mask = DPU_REG_READ(&intr->hw, dpu_intr_set[i].en_off); in dpu_hw_intr_get_interrupt_statuses()
1099 intr_status = DPU_REG_READ(&intr->hw, in dpu_hw_intr_get_interrupt_status()
Ddpu_hw_util.h326 #define DPU_REG_READ(c, off) dpu_reg_read(c, off) macro
Ddpu_hw_util.c316 return DPU_REG_READ(c, QSEED3_HW_VERSION + scaler_offset); in dpu_hw_get_scaler3_ver()