/Linux-v6.6/drivers/infiniband/hw/irdma/ |
D | defs.h | 374 #define IRDMA_CQPSQ_QHASH_VLANID GENMASK_ULL(43, 32) 375 #define IRDMA_CQPSQ_QHASH_QPN GENMASK_ULL(49, 32) 376 #define IRDMA_CQPSQ_QHASH_QS_HANDLE GENMASK_ULL(9, 0) 377 #define IRDMA_CQPSQ_QHASH_SRC_PORT GENMASK_ULL(31, 16) 378 #define IRDMA_CQPSQ_QHASH_DEST_PORT GENMASK_ULL(15, 0) 379 #define IRDMA_CQPSQ_QHASH_ADDR0 GENMASK_ULL(63, 32) 380 #define IRDMA_CQPSQ_QHASH_ADDR1 GENMASK_ULL(31, 0) 381 #define IRDMA_CQPSQ_QHASH_ADDR2 GENMASK_ULL(63, 32) 382 #define IRDMA_CQPSQ_QHASH_ADDR3 GENMASK_ULL(31, 0) 384 #define IRDMA_CQPSQ_QHASH_OPCODE GENMASK_ULL(37, 32) [all …]
|
D | uda_d.h | 19 #define IRDMA_UDA_QPSQ_INLINEDATALEN GENMASK_ULL(55, 48) 20 #define IRDMA_UDA_QPSQ_ADDFRAGCNT GENMASK_ULL(41, 38) 21 #define IRDMA_UDA_QPSQ_IPFRAGFLAGS GENMASK_ULL(43, 42) 25 #define IRDMA_UDA_QPSQ_AHIDX GENMASK_ULL(16, 0) 26 #define IRDMA_UDA_QPSQ_PROTOCOL GENMASK_ULL(23, 16) 27 #define IRDMA_UDA_QPSQ_EXTHDRLEN GENMASK_ULL(40, 32) 29 #define IRDMA_UDA_QPSQ_MACLEN GENMASK_ULL(62, 56) 31 #define IRDMA_UDA_QPSQ_IPLEN GENMASK_ULL(54, 48) 33 #define IRDMA_UDA_QPSQ_L4T GENMASK_ULL(31, 30) 35 #define IRDMA_UDA_QPSQ_IIPT GENMASK_ULL(29, 28) [all …]
|
D | icrdma_hw.h | 54 #define ICRDMA_CQPSQ_STAG_PDID GENMASK_ULL(63, 46) 56 #define ICRDMA_CQPSQ_CQ_CEQID GENMASK_ULL(31, 22) 58 #define ICRDMA_CQPSQ_CQ_CQID GENMASK_ULL(18, 0) 60 #define ICRDMA_COMMIT_FPM_CQCNT GENMASK_ULL(19, 0)
|
/Linux-v6.6/drivers/iommu/arm/arm-smmu-v3/ |
D | arm-smmu-v3.h | 134 #define STRTAB_BASE_ADDR_MASK GENMASK_ULL(51, 6) 164 #define MSI_CFG0_ADDR_MASK GENMASK_ULL(51, 2) 184 #define Q_BASE_ADDR_MASK GENMASK_ULL(51, 5) 205 #define STRTAB_L1_DESC_SPAN GENMASK_ULL(4, 0) 206 #define STRTAB_L1_DESC_L2PTR_MASK GENMASK_ULL(51, 6) 210 #define STRTAB_STE_0_CFG GENMASK_ULL(3, 1) 216 #define STRTAB_STE_0_S1FMT GENMASK_ULL(5, 4) 219 #define STRTAB_STE_0_S1CTXPTR_MASK GENMASK_ULL(51, 6) 220 #define STRTAB_STE_0_S1CDMAX GENMASK_ULL(63, 59) 222 #define STRTAB_STE_1_S1DSS GENMASK_ULL(1, 0) [all …]
|
/Linux-v6.6/drivers/net/ethernet/marvell/octeontx2/af/ |
D | cgx_fw_if.h | 170 #define EVTREG_ID GENMASK_ULL(8, 3) 177 #define EVTREG_ERRTYPE GENMASK_ULL(18, 9) 182 #define RESP_MAJOR_VER GENMASK_ULL(12, 9) 183 #define RESP_MINOR_VER GENMASK_ULL(16, 13) 188 #define RESP_MAC_ADDR GENMASK_ULL(56, 9) 193 #define RESP_MKEX_PRFL_SIZE GENMASK_ULL(63, 9) 198 #define RESP_MKEX_PRFL_ADDR GENMASK_ULL(63, 9) 203 #define RESP_FWD_BASE GENMASK_ULL(56, 9) 204 #define RESP_LINKSTAT_LMAC_TYPE GENMASK_ULL(35, 28) 228 #define RESP_LINKSTAT_UP GENMASK_ULL(9, 9) [all …]
|
D | npc.h | 401 #define NPC_EXACT_NIBBLE GENMASK_ULL(43, 40) 407 #define NPC_EXACT_NIBBLE_INDEX GENMASK_ULL(43, 41) 410 #define NPC_EXACT_RESULT_OPC GENMASK_ULL(2, 1) 411 #define NPC_EXACT_RESULT_WAY GENMASK_ULL(4, 3) 412 #define NPC_EXACT_RESULT_IDX GENMASK_ULL(15, 5) 415 #define NPC_PARSE_NIBBLE GENMASK_ULL(30, 0) 418 #define NPC_PARSE_NIBBLE_CHAN GENMASK_ULL(2, 0) 420 #define NPC_PARSE_NIBBLE_ERRCODE GENMASK_ULL(5, 4) 422 #define NPC_PARSE_NIBBLE_LA_FLAGS GENMASK_ULL(8, 7) 424 #define NPC_PARSE_NIBBLE_LB_FLAGS GENMASK_ULL(11, 10) [all …]
|
D | rvu_npc_hash.h | 104 GENMASK_ULL(63, 0), 105 GENMASK_ULL(63, 0), 108 GENMASK_ULL(63, 0), 109 GENMASK_ULL(63, 0), 115 GENMASK_ULL(63, 0), 116 GENMASK_ULL(63, 0), 119 GENMASK_ULL(63, 0), 120 GENMASK_ULL(63, 0), 127 [0] = GENMASK_ULL(63, 32), /* MSB 32 bit is mask and LSB 32 bit is offset. */ 128 [1] = GENMASK_ULL(63, 32), /* MSB 32 bit is mask and LSB 32 bit is offset. */ [all …]
|
D | rvu_npc_fs.h | 12 #define NPC_BYTESM GENMASK_ULL(19, 16) 13 #define NPC_HDR_OFFSET GENMASK_ULL(15, 8) 14 #define NPC_KEY_OFFSET GENMASK_ULL(5, 0)
|
D | cgx.h | 25 #define CMR_P2X_SEL_MASK GENMASK_ULL(61, 59) 48 #define CGX_DMAC_CAM_ENTRY_LMACID GENMASK_ULL(50, 49) 50 #define CGX_RX_DMAC_ADR_MASK GENMASK_ULL(47, 0) 55 #define CGX_CONST_RXFIFO_SIZE GENMASK_ULL(55, 32) 56 #define CGX_CONST_MAX_LMACS GENMASK_ULL(31, 24) 82 #define CGX_PFC_CLASS_MASK GENMASK_ULL(47, 32)
|
/Linux-v6.6/drivers/platform/mellanox/ |
D | mlxbf-tmfifo-regs.h | 18 #define MLXBF_TMFIFO_TX_STS__COUNT_RMASK GENMASK_ULL(8, 0) 19 #define MLXBF_TMFIFO_TX_STS__COUNT_MASK GENMASK_ULL(8, 0) 25 #define MLXBF_TMFIFO_TX_CTL__LWM_RMASK GENMASK_ULL(7, 0) 26 #define MLXBF_TMFIFO_TX_CTL__LWM_MASK GENMASK_ULL(7, 0) 30 #define MLXBF_TMFIFO_TX_CTL__HWM_RMASK GENMASK_ULL(7, 0) 31 #define MLXBF_TMFIFO_TX_CTL__HWM_MASK GENMASK_ULL(15, 8) 35 #define MLXBF_TMFIFO_TX_CTL__MAX_ENTRIES_RMASK GENMASK_ULL(8, 0) 36 #define MLXBF_TMFIFO_TX_CTL__MAX_ENTRIES_MASK GENMASK_ULL(40, 32) 43 #define MLXBF_TMFIFO_RX_STS__COUNT_RMASK GENMASK_ULL(8, 0) 44 #define MLXBF_TMFIFO_RX_STS__COUNT_MASK GENMASK_ULL(8, 0) [all …]
|
/Linux-v6.6/drivers/mmc/host/ |
D | cavium.h | 121 #define MIO_EMM_DMA_FIFO_CFG_INT_LVL GENMASK_ULL(12, 8) 122 #define MIO_EMM_DMA_FIFO_CFG_COUNT GENMASK_ULL(4, 0) 130 #define MIO_EMM_DMA_FIFO_CMD_SIZE GENMASK_ULL(55, 36) 133 #define MIO_EMM_CMD_BUS_ID GENMASK_ULL(61, 60) 136 #define MIO_EMM_CMD_OFFSET GENMASK_ULL(54, 49) 137 #define MIO_EMM_CMD_CTYPE_XOR GENMASK_ULL(42, 41) 138 #define MIO_EMM_CMD_RTYPE_XOR GENMASK_ULL(40, 38) 139 #define MIO_EMM_CMD_IDX GENMASK_ULL(37, 32) 140 #define MIO_EMM_CMD_ARG GENMASK_ULL(31, 0) 143 #define MIO_EMM_DMA_BUS_ID GENMASK_ULL(61, 60) [all …]
|
/Linux-v6.6/tools/perf/util/arm-spe-decoder/ |
D | arm-spe-pkt-decoder.h | 44 #define SPE_HEADER0_MASK1 (GENMASK_ULL(7, 6) | GENMASK_ULL(3, 0)) 48 #define SPE_HEADER0_MASK2 GENMASK_ULL(7, 2) 54 #define SPE_HEADER0_MASK3 GENMASK_ULL(7, 3) 59 #define SPE_HDR_SHORT_INDEX(h) ((h) & GENMASK_ULL(2, 0)) 60 #define SPE_HDR_EXTENDED_INDEX(h0, h1) (((h0) & GENMASK_ULL(1, 0)) << 3 | \ 72 #define SPE_ADDR_PKT_ADDR_GET_BYTES_0_6(v) ((v) & GENMASK_ULL(55, 0)) 73 #define SPE_ADDR_PKT_ADDR_GET_BYTE_6(v) (((v) & GENMASK_ULL(55, 48)) >> 48) 76 #define SPE_ADDR_PKT_GET_EL(v) (((v) & GENMASK_ULL(62, 61)) >> 61) 78 #define SPE_ADDR_PKT_GET_PAT(v) (((v) & GENMASK_ULL(59, 56)) >> 56) 86 #define SPE_CTX_PKT_HDR_INDEX(h) ((h) & GENMASK_ULL(1, 0)) [all …]
|
/Linux-v6.6/drivers/fpga/ |
D | dfl.h | 71 #define DFH_ID GENMASK_ULL(11, 0) /* Feature ID */ 74 #define DFH_REVISION GENMASK_ULL(15, 12) /* Feature revision */ 75 #define DFH_NEXT_HDR_OFST GENMASK_ULL(39, 16) /* Offset to next DFH */ 77 #define DFH_VERSION GENMASK_ULL(59, 52) /* DFH version */ 78 #define DFH_TYPE GENMASK_ULL(63, 60) /* Feature type */ 99 #define DFHv1_CSR_ADDR_MASK GENMASK_ULL(63, 1) /* 63:1 of CSR address */ 102 #define DFHv1_CSR_SIZE_GRP_INSTANCE_ID GENMASK_ULL(15, 0) /* Enumeration instantiated IP */ 103 #define DFHv1_CSR_SIZE_GRP_GROUPING_ID GENMASK_ULL(30, 16) /* Group Features/interfaces */ 105 #define DFHv1_CSR_SIZE_GRP_SIZE GENMASK_ULL(63, 32) /* Size of CSR Block in bytes */ 108 #define DFHv1_PARAM_HDR_ID GENMASK_ULL(15, 0) /* Id of this Param */ [all …]
|
/Linux-v6.6/drivers/infiniband/hw/erdma/ |
D | erdma_hw.h | 90 #define ERDMA_CQDB_IDX_MASK GENMASK_ULL(63, 56) 91 #define ERDMA_CQDB_CQN_MASK GENMASK_ULL(55, 32) 94 #define ERDMA_CQDB_CMDSN_MASK GENMASK_ULL(29, 28) 95 #define ERDMA_CQDB_CI_MASK GENMASK_ULL(23, 0) 98 #define ERDMA_EQDB_CI_MASK GENMASK_ULL(23, 0) 155 #define ERDMA_CMD_HDR_WQEBB_CNT_MASK GENMASK_ULL(54, 52) 156 #define ERDMA_CMD_HDR_CONTEXT_COOKIE_MASK GENMASK_ULL(47, 32) 157 #define ERDMA_CMD_HDR_SUB_MOD_MASK GENMASK_ULL(25, 24) 158 #define ERDMA_CMD_HDR_OPCODE_MASK GENMASK_ULL(23, 16) 159 #define ERDMA_CMD_HDR_WQEBB_INDEX_MASK GENMASK_ULL(15, 0) [all …]
|
/Linux-v6.6/drivers/iommu/intel/ |
D | cap_audit.h | 18 #define CAP_MAMV_MASK GENMASK_ULL(53, 48) 19 #define CAP_NFR_MASK GENMASK_ULL(47, 40) 21 #define CAP_SLLPS_MASK GENMASK_ULL(37, 34) 22 #define CAP_FRO_MASK GENMASK_ULL(33, 24) 24 #define CAP_MGAW_MASK GENMASK_ULL(21, 16) 25 #define CAP_SAGAW_MASK GENMASK_ULL(12, 8) 31 #define CAP_NDOMS_MASK GENMASK_ULL(2, 0) 46 #define ECAP_PSS_MASK GENMASK_ULL(39, 35) 54 #define ECAP_MHMV_MASK GENMASK_ULL(23, 20) 55 #define ECAP_IRO_MASK GENMASK_ULL(17, 8)
|
/Linux-v6.6/lib/ |
D | test_bits.c | 29 KUNIT_EXPECT_EQ(test, 1ull, GENMASK_ULL(0, 0)); in genmask_ull_test() 30 KUNIT_EXPECT_EQ(test, 3ull, GENMASK_ULL(1, 0)); in genmask_ull_test() 31 KUNIT_EXPECT_EQ(test, 0x000000ffffe00000ull, GENMASK_ULL(39, 21)); in genmask_ull_test() 32 KUNIT_EXPECT_EQ(test, 0xffffffffffffffffull, GENMASK_ULL(63, 0)); in genmask_ull_test() 36 GENMASK_ULL(0, 1); in genmask_ull_test() 37 GENMASK_ULL(0, 10); in genmask_ull_test() 38 GENMASK_ULL(9, 10); in genmask_ull_test()
|
/Linux-v6.6/include/linux/irqchip/ |
D | arm-gic-v3.h | 173 #define GIC_ENCODE_SZ(n, w) (((unsigned long)(n) - 1) & GENMASK_ULL(((w) - 1), 0)) 199 #define GICR_PROPBASER_ADDRESS(x) ((x) & GENMASK_ULL(51, 12)) 200 #define GICR_PENDBASER_ADDRESS(x) ((x) & GENMASK_ULL(51, 16)) 248 #define GICR_TYPER_COMMON_LPI_AFF GENMASK_ULL(25, 24) 249 #define GICR_TYPER_AFFINITY GENMASK_ULL(63, 32) 251 #define GICR_INVLPIR_INTID GENMASK_ULL(31, 0) 252 #define GICR_INVLPIR_VPEID GENMASK_ULL(47, 32) 253 #define GICR_INVLPIR_V GENMASK_ULL(63, 63) 300 #define GICR_VPROPBASER_4_1_ENTRY_SIZE GENMASK_ULL(61, 59) 302 #define GICR_VPROPBASER_4_1_PAGE_SIZE GENMASK_ULL(54, 53) [all …]
|
/Linux-v6.6/drivers/accel/ivpu/ |
D | ivpu_mmu.c | 96 #define IVPU_MMU_EVT_OP_MASK GENMASK_ULL(7, 0) 97 #define IVPU_MMU_EVT_SSID_MASK GENMASK_ULL(31, 12) 100 #define IVPU_MMU_Q_BASE_ADDR_MASK GENMASK_ULL(51, 5) 102 #define IVPU_MMU_STRTAB_BASE_ADDR_MASK GENMASK_ULL(51, 6) 126 #define IVPU_MMU_CMDQ_OP GENMASK_ULL(7, 0) 128 #define IVPU_MMU_CD_0_TCR_T0SZ GENMASK_ULL(5, 0) 129 #define IVPU_MMU_CD_0_TCR_TG0 GENMASK_ULL(7, 6) 130 #define IVPU_MMU_CD_0_TCR_IRGN0 GENMASK_ULL(9, 8) 131 #define IVPU_MMU_CD_0_TCR_ORGN0 GENMASK_ULL(11, 10) 132 #define IVPU_MMU_CD_0_TCR_SH0 GENMASK_ULL(13, 12) [all …]
|
/Linux-v6.6/drivers/usb/dwc3/ |
D | dwc3-octeon.c | 38 # define USBDRD_UCTL_CTL_REF_CLK_SEL GENMASK_ULL(61, 60) 47 # define USBDRD_UCTL_CTL_SSC_RANGE GENMASK_ULL(58, 56) 52 # define USBDRD_UCTL_CTL_SSC_REF_CLK_SEL GENMASK_ULL(55, 47) 59 # define USBDRD_UCTL_CTL_MPLL_MULTIPLIER GENMASK_ULL(46, 40) 76 # define USBDRD_UCTL_CTL_REF_CLK_FSEL GENMASK_ULL(37, 32) 96 # define USBDRD_UCTL_CTL_H_CLKDIV_SEL GENMASK_ULL(26, 24) 133 # define USBDRD_UCTL_HOST_CFG_HOST_CURRENT_BELT GENMASK_ULL(59, 48) 135 # define USBDRD_UCTL_HOST_CFG_FLA GENMASK_ULL(37, 32) 165 # define USBDRD_UCTL_SHIM_CFG_XS_NCB_OOB_OSRC GENMASK_ULL(59, 48) 169 # define USBDRD_UCTL_SHIM_CFG_XM_BAD_DMA_TYPE GENMASK_ULL(43, 40) [all …]
|
/Linux-v6.6/arch/x86/include/asm/ |
D | sev-common.h | 64 (((u64)((v) & GENMASK_ULL(51, 0)) << 12) | \ 71 (((u64)(v) & GENMASK_ULL(63, 12)) >> 12) 90 ((u64)((gfn) & GENMASK_ULL(39, 0)) << 12) | \ 97 (((u64)(val) & GENMASK_ULL(63, 32)) >> 32) 104 (((u64)(v) & GENMASK_ULL(63, 12)) >> 12)
|
/Linux-v6.6/drivers/net/wireless/realtek/rtw89/ |
D | phy.h | 30 #define RA_MASK_CCK_RATES GENMASK_ULL(3, 0) 31 #define RA_MASK_OFDM_RATES GENMASK_ULL(11, 4) 34 #define RA_MASK_HT_1SS_RATES GENMASK_ULL(19, 12) 35 #define RA_MASK_HT_2SS_RATES GENMASK_ULL(31, 24) 36 #define RA_MASK_HT_3SS_RATES GENMASK_ULL(43, 36) 37 #define RA_MASK_HT_4SS_RATES GENMASK_ULL(55, 48) 38 #define RA_MASK_HT_RATES GENMASK_ULL(55, 12) 39 #define RA_MASK_VHT_1SS_RATES GENMASK_ULL(21, 12) 40 #define RA_MASK_VHT_2SS_RATES GENMASK_ULL(33, 24) 41 #define RA_MASK_VHT_3SS_RATES GENMASK_ULL(45, 36) [all …]
|
/Linux-v6.6/arch/arm64/kvm/vgic/ |
D | vgic.h | 73 #define KVM_ITS_CTE_ICID_MASK GENMASK_ULL(15, 0) 76 #define KVM_ITS_ITE_PINTID_MASK GENMASK_ULL(47, 16) 77 #define KVM_ITS_ITE_ICID_MASK GENMASK_ULL(15, 0) 81 #define KVM_ITS_DTE_NEXT_MASK GENMASK_ULL(62, 49) 83 #define KVM_ITS_DTE_ITTADDR_MASK GENMASK_ULL(48, 5) 84 #define KVM_ITS_DTE_SIZE_MASK GENMASK_ULL(4, 0) 87 #define KVM_ITS_L1E_ADDR_MASK GENMASK_ULL(51, 16) 89 #define KVM_VGIC_V3_RDIST_INDEX_MASK GENMASK_ULL(11, 0) 90 #define KVM_VGIC_V3_RDIST_FLAGS_MASK GENMASK_ULL(15, 12) 92 #define KVM_VGIC_V3_RDIST_BASE_MASK GENMASK_ULL(51, 16) [all …]
|
/Linux-v6.6/drivers/firmware/efi/ |
D | cper-x86.c | 13 #define VALID_PROC_ERR_INFO_NUM(bits) (((bits) & GENMASK_ULL(7, 2)) >> 2) 14 #define VALID_PROC_CXT_INFO_NUM(bits) (((bits) & GENMASK_ULL(13, 8)) >> 8) 48 #define CHECK_VALID_BITS(check) (((check) & GENMASK_ULL(15, 0))) 49 #define CHECK_TRANS_TYPE(check) (((check) & GENMASK_ULL(17, 16)) >> 16) 50 #define CHECK_OPERATION(check) (((check) & GENMASK_ULL(21, 18)) >> 18) 51 #define CHECK_LEVEL(check) (((check) & GENMASK_ULL(24, 22)) >> 22) 58 #define CHECK_BUS_PART_TYPE(check) (((check) & GENMASK_ULL(31, 30)) >> 30) 60 #define CHECK_BUS_ADDR_SPACE(check) (((check) & GENMASK_ULL(34, 33)) >> 33) 69 #define CHECK_MS_ERR_TYPE(check) (((check) & GENMASK_ULL(18, 16)) >> 16)
|
/Linux-v6.6/drivers/gpu/drm/i915/ |
D | intel_mchbar_regs.h | 196 #define PKG_PKG_TDP GENMASK_ULL(14, 0) 197 #define PKG_MIN_PWR GENMASK_ULL(30, 16) 198 #define PKG_MAX_PWR GENMASK_ULL(46, 32) 199 #define PKG_MAX_WIN GENMASK_ULL(54, 48) 200 #define PKG_MAX_WIN_X GENMASK_ULL(54, 53) 201 #define PKG_MAX_WIN_Y GENMASK_ULL(52, 48)
|
/Linux-v6.6/drivers/accel/habanalabs/gaudi2/ |
D | gaudi2P.h | 189 #define HW_CAP_DMMU_MASK GENMASK_ULL(24, 9) 192 #define HW_CAP_EDMA_MASK GENMASK_ULL(34, 27) 194 #define HW_CAP_MME_MASK GENMASK_ULL(38, 35) 196 #define HW_CAP_ROT_MASK GENMASK_ULL(40, 39) 228 #define HW_CAP_DEC_MASK GENMASK_ULL(9, 0) 232 #define HW_CAP_TPC_MASK GENMASK_ULL(24, 0) 236 #define HW_CAP_NIC_MASK GENMASK_ULL(NIC_NUMBER_OF_ENGINES - 1, 0) 238 #define GAUDI2_ARC_PCI_MSB_ADDR(addr) (((addr) & GENMASK_ULL(49, 28)) >> 28)
|