Searched refs:ddrphycfg_parents (Results 1 – 8 of 8) sorted by relevance
/Linux-v6.1/drivers/clk/mediatek/ |
D | clk-mt7622.c | 131 static const char * const ddrphycfg_parents[] = { variable 520 MUX_GATE(CLK_TOP_DDRPHYCFG_SEL, "ddrphycfg_sel", ddrphycfg_parents, 562 MUX_GATE(CLK_TOP_SCP_SEL, "scp_sel", ddrphycfg_parents,
|
D | clk-mt6795-topckgen.c | 101 static const char * const ddrphycfg_parents[] = { variable 456 TOP_MUX_GATE(CLK_TOP_DDRPHYCFG_SEL, "ddrphycfg_sel", ddrphycfg_parents,
|
D | clk-mt8135.c | 279 static const char * const ddrphycfg_parents[] __initconst = { variable 382 MUX_GATE(CLK_TOP_DDRPHYCFG_SEL, "ddrphycfg_sel", ddrphycfg_parents,
|
D | clk-mt7629.c | 107 static const char * const ddrphycfg_parents[] = { variable 492 MUX_GATE(CLK_TOP_DDRPHYCFG_SEL, "ddrphycfg_sel", ddrphycfg_parents,
|
D | clk-mt6797.c | 105 static const char * const ddrphycfg_parents[] = { variable 331 MUX_FLAGS(CLK_TOP_MUX_DDRPHYCFG, "ddrphycfg_sel", ddrphycfg_parents,
|
D | clk-mt2701.c | 161 static const char * const ddrphycfg_parents[] = { variable 494 ddrphycfg_parents, 0x0040, 16, 1, 23, CLK_IS_CRITICAL),
|
D | clk-mt8167.c | 328 static const char * const ddrphycfg_parents[] __initconst = { variable 559 MUX(CLK_TOP_DDRPHYCFG_SEL, "ddrphycfg_sel", ddrphycfg_parents,
|
D | clk-mt8173.c | 148 static const char * const ddrphycfg_parents[] __initconst = { variable 545 MUX_GATE(CLK_TOP_DDRPHYCFG_SEL, "ddrphycfg_sel", ddrphycfg_parents, 0x0040, 16, 1, 23),
|