Home
last modified time | relevance | path

Searched refs:CLK_I2S2 (Results 1 – 25 of 27) sorted by relevance

12

/Linux-v5.4/include/dt-bindings/clock/
Dsun50i-a64-ccu.h105 #define CLK_I2S2 84 macro
Dsun8i-a83t-ccu.h111 #define CLK_I2S2 74 macro
Dsun8i-h3-ccu.h119 #define CLK_I2S2 86 macro
Dsun50i-h6-ccu.h79 #define CLK_I2S2 93 macro
Dsun8i-r40-ccu.h143 #define CLK_I2S2 119 macro
Dsun4i-a10-ccu.h160 #define CLK_I2S2 129 macro
Dexynos5250.h111 #define CLK_I2S2 308 macro
Ds5pv210.h171 #define CLK_I2S2 153 macro
Dexynos5420.h85 #define CLK_I2S2 276 macro
Dexynos4.h169 #define CLK_I2S2 331 macro
/Linux-v5.4/drivers/clk/zte/
Dclk-zx296702.c43 #define CLK_I2S2 (lsp0crpm_base + 0x34) macro
653 ARRAY_SIZE(i2s_wclk_sel), CLK_I2S2, 4, 1); in zx296702_lsp0_clocks_init()
655 zx_gate("i2s2_wclk", "i2s2_wclk_mux", CLK_I2S2, 1); in zx296702_lsp0_clocks_init()
657 zx_gate("i2s2_pclk", "lsp0_apb_pclk", CLK_I2S2, 0); in zx296702_lsp0_clocks_init()
/Linux-v5.4/drivers/clk/sunxi-ng/
Dccu-sun8i-h3.c829 [CLK_I2S2] = &i2s2_clk.common.hw,
945 [CLK_I2S2] = &i2s2_clk.common.hw,
Dccu-sun50i-a64.c821 [CLK_I2S2] = &i2s2_clk.common.hw,
Dccu-sun8i-a83t.c769 [CLK_I2S2] = &i2s2_clk.common.hw,
Dccu-sun50i-h6.c1021 [CLK_I2S2] = &i2s2_clk.common.hw,
Dccu-sun8i-r40.c1100 [CLK_I2S2] = &i2s2_clk.common.hw,
Dccu-sun4i-a10.c1337 [CLK_I2S2] = &i2s2_clk.common.hw,
/Linux-v5.4/drivers/clk/samsung/
Dclk-s5pv210.c656 GATE(CLK_I2S2, "i2s2", "dout_pclkp", CLK_GATE_IP3, 6, 0, 0),
Dclk-exynos5250.c592 GATE(CLK_I2S2, "i2s2", "div_aclk66", GATE_IP_PERIC, 21, 0, 0),
Dclk-exynos4.c884 GATE(CLK_I2S2, "i2s2", "aclk100", GATE_IP_PERIL, 21,
Dclk-exynos5420.c1080 GATE(CLK_I2S2, "i2s2", "mout_user_aclk66_peric",
/Linux-v5.4/arch/arm/boot/dts/
Ds5pv210.dtsi294 clocks = <&clocks CLK_I2S2>, <&clocks SCLK_AUDIO2>;
Dexynos4.dtsi428 clocks = <&clock CLK_I2S2>;
Dsun8i-a83t.dtsi875 clocks = <&ccu CLK_BUS_I2S2>, <&ccu CLK_I2S2>;
Dexynos5250.dtsi627 clocks = <&clock CLK_I2S2>, <&clock CLK_DIV_I2S2>;

12