Home
last modified time | relevance | path

Searched refs:write_sysreg (Results 1 – 25 of 34) sorted by relevance

12

/Linux-v4.19/arch/arm/kvm/hyp/
Dcp15-sr.c59 write_sysreg(ctxt->cp15[c0_MPIDR], VMPIDR); in __sysreg_restore_state()
60 write_sysreg(ctxt->cp15[c0_CSSELR], CSSELR); in __sysreg_restore_state()
61 write_sysreg(ctxt->cp15[c1_SCTLR], SCTLR); in __sysreg_restore_state()
62 write_sysreg(ctxt->cp15[c1_CPACR], CPACR); in __sysreg_restore_state()
63 write_sysreg(*cp15_64(ctxt, c2_TTBR0), TTBR0); in __sysreg_restore_state()
64 write_sysreg(*cp15_64(ctxt, c2_TTBR1), TTBR1); in __sysreg_restore_state()
65 write_sysreg(ctxt->cp15[c2_TTBCR], TTBCR); in __sysreg_restore_state()
66 write_sysreg(ctxt->cp15[c3_DACR], DACR); in __sysreg_restore_state()
67 write_sysreg(ctxt->cp15[c5_DFSR], DFSR); in __sysreg_restore_state()
68 write_sysreg(ctxt->cp15[c5_IFSR], IFSR); in __sysreg_restore_state()
[all …]
Dswitch.c43 write_sysreg(val | FPEXC_EN, VFP_FPEXC); in __activate_traps()
47 write_sysreg(vcpu->arch.hcr, HCR); in __activate_traps()
49 write_sysreg(HSTR_T(15), HSTR); in __activate_traps()
50 write_sysreg(HCPTR_TTA | HCPTR_TCP(10) | HCPTR_TCP(11), HCPTR); in __activate_traps()
54 write_sysreg(val, HDCR); in __activate_traps()
70 write_sysreg(0, HCR); in __deactivate_traps()
71 write_sysreg(0, HSTR); in __deactivate_traps()
73 write_sysreg(val & ~(HDCR_TPM | HDCR_TPMCR), HDCR); in __deactivate_traps()
74 write_sysreg(0, HCPTR); in __deactivate_traps()
80 write_sysreg(kvm->arch.vttbr, VTTBR); in __activate_vm()
[all …]
Dtlb.c44 write_sysreg(kvm->arch.vttbr, VTTBR); in __kvm_tlb_flush_vmid()
47 write_sysreg(0, TLBIALLIS); in __kvm_tlb_flush_vmid()
51 write_sysreg(0, VTTBR); in __kvm_tlb_flush_vmid()
64 write_sysreg(kvm->arch.vttbr, VTTBR); in __kvm_tlb_flush_local_vmid()
67 write_sysreg(0, TLBIALL); in __kvm_tlb_flush_local_vmid()
71 write_sysreg(0, VTTBR); in __kvm_tlb_flush_local_vmid()
76 write_sysreg(0, TLBIALLNSNHIS); in __kvm_flush_vm_context()
77 write_sysreg(0, ICIALLUIS); in __kvm_flush_vm_context()
Ds2-setup.c32 write_sysreg(val, VTCR); in __init_stage2_translation()
/Linux-v4.19/arch/arm64/kvm/hyp/
Dswitch.c67 write_sysreg(1 << 30, fpexc32_el2); in __activate_traps_fpsimd32()
75 write_sysreg(1 << 15, hstr_el2); in __activate_traps_common()
83 write_sysreg(0, pmselr_el0); in __activate_traps_common()
84 write_sysreg(ARMV8_PMU_USERENR_MASK, pmuserenr_el0); in __activate_traps_common()
85 write_sysreg(vcpu->arch.mdcr_el2, mdcr_el2); in __activate_traps_common()
90 write_sysreg(0, hstr_el2); in __deactivate_traps_common()
91 write_sysreg(0, pmuserenr_el0); in __deactivate_traps_common()
106 write_sysreg(val, cpacr_el1); in activate_traps_vhe()
108 write_sysreg(kvm_get_hyp_vector(), vbar_el1); in activate_traps_vhe()
124 write_sysreg(val, cptr_el2); in __activate_traps_nvhe()
[all …]
Dsysreg-sr.c110 write_sysreg(ctxt->sys_regs[MDSCR_EL1], mdscr_el1); in __sysreg_restore_common_state()
116 write_sysreg(ctxt->gp_regs.regs.sp, sp_el0); in __sysreg_restore_common_state()
121 write_sysreg(ctxt->sys_regs[TPIDR_EL0], tpidr_el0); in __sysreg_restore_user_state()
122 write_sysreg(ctxt->sys_regs[TPIDRRO_EL0], tpidrro_el0); in __sysreg_restore_user_state()
127 write_sysreg(ctxt->sys_regs[MPIDR_EL1], vmpidr_el2); in __sysreg_restore_el1_state()
128 write_sysreg(ctxt->sys_regs[CSSELR_EL1], csselr_el1); in __sysreg_restore_el1_state()
130 write_sysreg(ctxt->sys_regs[ACTLR_EL1], actlr_el1); in __sysreg_restore_el1_state()
144 write_sysreg(ctxt->sys_regs[PAR_EL1], par_el1); in __sysreg_restore_el1_state()
145 write_sysreg(ctxt->sys_regs[TPIDR_EL1], tpidr_el1); in __sysreg_restore_el1_state()
147 write_sysreg(ctxt->gp_regs.sp_el1, sp_el1); in __sysreg_restore_el1_state()
[all …]
Dtlb.c33 write_sysreg(kvm->arch.vttbr, vttbr_el2); in __tlb_switch_to_guest_vhe()
36 write_sysreg(val, hcr_el2); in __tlb_switch_to_guest_vhe()
42 write_sysreg(kvm->arch.vttbr, vttbr_el2); in __tlb_switch_to_guest_nvhe()
57 write_sysreg(0, vttbr_el2); in __tlb_switch_to_host_vhe()
58 write_sysreg(HCR_HOST_VHE_FLAGS, hcr_el2); in __tlb_switch_to_host_vhe()
63 write_sysreg(0, vttbr_el2); in __tlb_switch_to_host_nvhe()
Ds2-setup.c87 write_sysreg(val, vtcr_el2); in __init_stage2_translation()
Ddebug-sr.c27 #define write_debug(v,r,n) write_sysreg(v, r##n##_el1)
149 write_sysreg(ctxt->sys_regs[MDCCINT_EL1], mdccint_el1); in __debug_restore_state()
/Linux-v4.19/arch/arm64/include/asm/
Darch_timer.h93 write_sysreg(val, cntp_ctl_el0); in arch_timer_reg_write_cp15()
96 write_sysreg(val, cntp_tval_el0); in arch_timer_reg_write_cp15()
102 write_sysreg(val, cntv_ctl_el0); in arch_timer_reg_write_cp15()
105 write_sysreg(val, cntv_tval_el0); in arch_timer_reg_write_cp15()
147 write_sysreg(cntkctl, cntkctl_el1); in arch_timer_set_cntkctl()
Dmmu_context.h43 write_sysreg(task_pid_nr(next), contextidr_el1); in contextidr_thread_switch()
54 write_sysreg(ttbr, ttbr0_el1); in cpu_set_reserved_ttbr0()
100 write_sysreg(tcr, tcr_el1); in __cpu_set_tcr_t0sz()
Duaccess.h128 write_sysreg(ttbr - RESERVED_TTBR0_SIZE, ttbr0_el1); in __uaccess_ttbr0_disable()
131 write_sysreg(ttbr, ttbr1_el1); in __uaccess_ttbr0_disable()
152 write_sysreg(ttbr1, ttbr1_el1); in __uaccess_ttbr0_enable()
156 write_sysreg(ttbr0, ttbr0_el1); in __uaccess_ttbr0_enable()
Ddcc.h45 write_sysreg((unsigned char)c, dbgdtrtx_el0); in __dcc_putchar()
/Linux-v4.19/arch/arm/include/asm/
Darch_gicv3.h118 write_sysreg(val, a32); \
128 write_sysreg(lower_32_bits(val), a32lo);\
129 write_sysreg(upper_32_bits(val), a32hi);\
191 write_sysreg(irq, ICC_EOIR1); in CPUIF_MAP()
197 write_sysreg(val, ICC_DIR); in gic_write_dir()
212 write_sysreg(val, ICC_CTLR); in gic_write_ctlr()
223 write_sysreg(val, ICC_IGRPEN1); in gic_write_grpen1()
229 write_sysreg(val, ICC_SGI1R); in gic_write_sgi1r()
239 write_sysreg(val, ICC_SRE); in gic_write_sre()
245 write_sysreg(val, ICC_BPR1); in gic_write_bpr1()
Dkvm_mmu.h228 write_sysreg(addr, ICIMVAU); in __invalidate_icache_guest_page()
243 write_sysreg(0, BPIALLIS); in __invalidate_icache_guest_page()
Dcp15.h66 #define write_sysreg(v, ...) __write_sysreg(v, __VA_ARGS__) macro
/Linux-v4.19/virt/kvm/arm/hyp/
Dtimer-sr.c27 write_sysreg(cntvoff, cntvoff_el2); in __kvm_timer_set_cntvoff()
41 write_sysreg(val, cnthctl_el2); in __timer_disable_traps()
59 write_sysreg(val, cnthctl_el2); in __timer_enable_traps()
/Linux-v4.19/arch/arm/mm/
Dpmsa-v7.c49 write_sysreg(v, RNGNR); in rgnr_write()
57 write_sysreg(v, DRACR); in dracr_write()
63 write_sysreg(v, DRSR); in drsr_write()
69 write_sysreg(v, DRBAR); in drbar_write()
81 write_sysreg(v, IRACR); in iracr_write()
87 write_sysreg(v, IRSR); in irsr_write()
93 write_sysreg(v, IRBAR); in irbar_write()
Dproc-v7-bugs.c22 write_sysreg(0, BPIALL); in harden_branch_predictor_bpiall()
27 write_sysreg(0, ICIALLU); in harden_branch_predictor_iciallu()
Dpmsa-v8.c37 write_sysreg(v, PRSEL); in prsel_write()
42 write_sysreg(v, PRBAR); in prbar_write()
47 write_sysreg(v, PRLAR); in prlar_write()
/Linux-v4.19/arch/arm64/kvm/
Dregmap.c193 write_sysreg(v, spsr_abt); in vcpu_write_spsr32()
195 write_sysreg(v, spsr_und); in vcpu_write_spsr32()
197 write_sysreg(v, spsr_irq); in vcpu_write_spsr32()
199 write_sysreg(v, spsr_fiq); in vcpu_write_spsr32()
/Linux-v4.19/arch/arm64/kernel/
Dprocess.c257 write_sysreg(0, tpidr_el0); in tls_thread_flush()
268 write_sysreg(0, tpidrro_el0); in tls_thread_flush()
382 write_sysreg(next->thread.uw.tp_value, tpidrro_el0); in tls_thread_switch()
384 write_sysreg(0, tpidrro_el0); in tls_thread_switch()
386 write_sysreg(*task_user_tls(next), tpidr_el0); in tls_thread_switch()
Dperf_event.c510 write_sysreg(val, pmcr_el0); in armv8pmu_pmcr_write()
532 write_sysreg(counter, pmselr_el0); in armv8pmu_select_counter()
574 write_sysreg(value, pmxevcntr_el0); in armv8pmu_write_evcntr()
608 write_sysreg(value, pmccntr_el0); in armv8pmu_write_counter()
617 write_sysreg(val, pmxevtyper_el0); in armv8pmu_write_evtype()
644 write_sysreg(BIT(counter), pmcntenset_el0); in armv8pmu_enable_counter()
661 write_sysreg(BIT(counter), pmcntenclr_el0); in armv8pmu_disable_counter()
678 write_sysreg(BIT(counter), pmintenset_el1); in armv8pmu_enable_intens()
690 write_sysreg(BIT(counter), pmintenclr_el1); in armv8pmu_disable_intens()
693 write_sysreg(BIT(counter), pmovsclr_el0); in armv8pmu_disable_intens()
[all …]
Dsys_compat.c100 write_sysreg(regs->regs[0], tpidrro_el0); in compat_arm_syscall()
Ddebug-monitors.c52 write_sysreg(mdscr, mdscr_el1); in mdscr_write()
138 write_sysreg(0, oslar_el1); in clear_os_lock()

12