Searched refs:pll_readl (Results 1 – 2 of 2) sorted by relevance
| /Linux-v4.19/drivers/clk/pistachio/ |
| D | clk-pll.c | 81 static inline u32 pll_readl(struct pistachio_clk_pll *pll, u32 reg) in pll_readl() function
93 while (!(pll_readl(pll, PLL_STATUS) & PLL_STATUS_LOCK)) in pll_lock()
113 val = pll_readl(pll, PLL_CTRL3) & PLL_FRAC_CTRL3_DSMPD; in pll_frac_get_mode()
122 val = pll_readl(pll, PLL_CTRL3); in pll_frac_set_mode()
165 val = pll_readl(pll, PLL_CTRL3); in pll_gf40lp_frac_enable()
170 val = pll_readl(pll, PLL_CTRL4); in pll_gf40lp_frac_enable()
184 val = pll_readl(pll, PLL_CTRL3); in pll_gf40lp_frac_disable()
193 return !(pll_readl(pll, PLL_CTRL3) & PLL_FRAC_CTRL3_PD); in pll_gf40lp_frac_is_enabled()
229 val = pll_readl(pll, PLL_CTRL1); in pll_gf40lp_frac_set_rate()
236 val = pll_readl(pll, PLL_CTRL2); in pll_gf40lp_frac_set_rate()
[all …]
|
| /Linux-v4.19/drivers/clk/tegra/ |
| D | clk-pll.c | 241 #define pll_readl(offset, p) readl_relaxed(p->clk_base + offset) macro
242 #define pll_readl_base(p) pll_readl(p->params->base_reg, p)
243 #define pll_readl_misc(p) pll_readl(p->params->misc_reg, p)
245 #define pll_readl_sdm_din(p) pll_readl(p->params->sdm_din_reg, p)
246 #define pll_readl_sdm_ctrl(p) pll_readl(p->params->sdm_ctrl_reg, p)
363 val = pll_readl(pll->params->iddq_reg, pll); in _clk_pll_enable()
370 val = pll_readl(pll->params->reset_reg, pll); in _clk_pll_enable()
408 val = pll_readl(pll->params->reset_reg, pll); in _clk_pll_disable()
414 val = pll_readl(pll->params->iddq_reg, pll); in _clk_pll_disable()
424 u32 val = pll_readl(pll->params->ssc_ctrl_reg, pll); in pll_clk_start_ss()
[all …]
|
