/Linux-v4.19/include/dt-bindings/clock/ |
D | samsung,s3c64xx-clock.h | 105 #define SCLK_SPI0 90 macro
|
D | exynos7-clk.h | 112 #define SCLK_SPI0 17 macro
|
D | s5pv210.h | 196 #define SCLK_SPI0 171 macro
|
D | rk3188-cru-common.h | 34 #define SCLK_SPI0 69 macro
|
D | rk3128-cru.h | 29 #define SCLK_SPI0 65 macro
|
D | rk3228-cru.h | 27 #define SCLK_SPI0 65 macro
|
D | rv1108-cru.h | 26 #define SCLK_SPI0 65 macro
|
D | px30-cru.h | 38 #define SCLK_SPI0 36 macro
|
D | rk3368-cru.h | 30 #define SCLK_SPI0 65 macro
|
D | rk3288-cru.h | 29 #define SCLK_SPI0 65 macro
|
D | rk3399-cru.h | 37 #define SCLK_SPI0 71 macro
|
/Linux-v4.19/Documentation/devicetree/bindings/spi/ |
D | spi-rockchip.txt | 53 clocks = <&cru SCLK_SPI0>, <&cru PCLK_SPI0>;
|
/Linux-v4.19/drivers/clk/samsung/ |
D | clk-s3c64xx.c | 317 GATE_SCLK(SCLK_SPI0, "sclk_spi0", "dout_spi0", SCLK_GATE, 20), 418 ALIAS(SCLK_SPI0, "s3c6410-spi.0", "spi_busclk2"),
|
D | clk-s5pv210.c | 635 GATE(SCLK_SPI0, "sclk_spi0", "dout_spi0", CLK_SRC_MASK0, 16,
|
D | clk-exynos7.c | 783 GATE(SCLK_SPI0, "sclk_spi0_user", "mout_sclk_spi0_user",
|
/Linux-v4.19/arch/arm/boot/dts/ |
D | rk3xxx.dtsi | 406 clocks = <&cru SCLK_SPI0>, <&cru PCLK_SPI0>;
|
D | s5pv210.dtsi | 167 clocks = <&clocks SCLK_SPI0>, <&clocks CLK_SPI0>;
|
D | rk322x.dtsi | 380 clocks = <&cru SCLK_SPI0>, <&cru PCLK_SPI0>;
|
/Linux-v4.19/drivers/clk/rockchip/ |
D | clk-rk3128.c | 411 COMPOSITE(SCLK_SPI0, "sclk_spi0", mux_pll_src_3plls_p, 0,
|
D | clk-rk3228.c | 489 COMPOSITE(SCLK_SPI0, "sclk_spi0", mux_pll_src_2plls_p, 0,
|
D | clk-rk3188.c | 397 COMPOSITE_NOMUX(SCLK_SPI0, "sclk_spi0", "pclk_peri", 0,
|
D | clk-rk3368.c | 541 COMPOSITE(SCLK_SPI0, "sclk_spi0", mux_pll_src_cpll_gpll_p, 0,
|
D | clk-rk3288.c | 500 COMPOSITE(SCLK_SPI0, "sclk_spi0", mux_pll_src_cpll_gpll_p, 0,
|
D | clk-px30.c | 715 COMPOSITE(SCLK_SPI0, "clk_spi0", mux_gpll_xin24m_p, 0,
|
/Linux-v4.19/arch/arm64/boot/dts/rockchip/ |
D | rk3368.dtsi | 264 clocks = <&cru SCLK_SPI0>, <&cru PCLK_SPI0>;
|