Home
last modified time | relevance | path

Searched refs:SCLK_I2S0 (Results 1 – 22 of 22) sorted by relevance

/Linux-v4.19/include/dt-bindings/clock/
Ds3c2443.h35 #define SCLK_I2S0 18 macro
Drk3188-cru-common.h40 #define SCLK_I2S0 75 macro
Drk3128-cru.h37 #define SCLK_I2S0 80 macro
Drk3228-cru.h36 #define SCLK_I2S0 80 macro
Drv1108-cru.h34 #define SCLK_I2S0 75 macro
Drk3288-cru.h46 #define SCLK_I2S0 82 macro
Drk3328-cru.h39 #define SCLK_I2S0 41 macro
/Linux-v4.19/Documentation/devicetree/bindings/sound/
Drockchip-i2s.txt46 clocks = <&cru HCLK_I2S0>, <&cru SCLK_I2S0>;
/Linux-v4.19/drivers/clk/samsung/
Dclk-s3c2443.c156 GATE(SCLK_I2S0, "sclk_i2s0", "mux_i2s0", SCLKCON, 9, 0, 0),
215 ALIAS(SCLK_I2S0, NULL, "i2s-if"),
/Linux-v4.19/arch/arm/boot/dts/
Drk3288-veyron-mickey.dts142 clocks = <&cru HCLK_I2S0>, <&cru SCLK_I2S0>, <&cru SCLK_I2S0_OUT>;
Drk3288-firefly-reload.dts222 clocks = <&cru HCLK_I2S0>, <&cru SCLK_I2S0>;
Drk3188.dtsi99 clocks = <&cru HCLK_I2S0>, <&cru SCLK_I2S0>;
Drk3066a.dtsi70 clocks = <&cru HCLK_I2S0>, <&cru SCLK_I2S0>;
Drk322x.dtsi168 clocks = <&cru SCLK_I2S0>, <&cru HCLK_I2S0_8CH>;
Drk3288.dtsi951 clocks = <&cru HCLK_I2S0>, <&cru SCLK_I2S0>;
/Linux-v4.19/drivers/clk/rockchip/
Dclk-rk3188.c554 MUX(SCLK_I2S0, "sclk_i2s0", mux_sclk_i2s0_p, 0,
678 MUX(SCLK_I2S0, "sclk_i2s0", mux_sclk_i2s0_p, CLK_SET_RATE_PARENT,
Dclk-rk3128.c371 GATE(SCLK_I2S0, "sclk_i2s0", "i2s0_pre", CLK_SET_RATE_PARENT,
Dclk-rk3228.c432 GATE(SCLK_I2S0, "sclk_i2s0", "i2s0_pre", CLK_SET_RATE_PARENT,
Dclk-rk3328.c384 GATE(SCLK_I2S0, "clk_i2s0", "i2s0_pre", CLK_SET_RATE_PARENT,
Dclk-rv1108.c516 GATE(SCLK_I2S0, "sclk_i2s0", "i2s0_pre", CLK_SET_RATE_PARENT,
Dclk-rk3288.c352 GATE(SCLK_I2S0, "sclk_i2s0", "i2s_pre", CLK_SET_RATE_PARENT,
/Linux-v4.19/arch/arm64/boot/dts/rockchip/
Drk3328.dtsi178 clocks = <&cru SCLK_I2S0>, <&cru HCLK_I2S0_8CH>;