Home
last modified time | relevance | path

Searched +full:per +full:- +full:port (Results 1 – 25 of 1084) sorted by relevance

12345678910>>...44

/Linux-v5.10/include/drm/
Di915_mei_hdcp_interface.h1 /* SPDX-License-Identifier: (GPL-2.0+) */
3 * Copyright © 2017-2019 Intel Corporation
17 * enum hdcp_port_type - HDCP port implementation type defined by ME FW
18 * @HDCP_PORT_TYPE_INVALID: Invalid hdcp port type
19 * @HDCP_PORT_TYPE_INTEGRATED: In-Host HDCP2.x port
20 * @HDCP_PORT_TYPE_LSPCON: HDCP2.2 discrete wired Tx port with LSPCON
22 * @HDCP_PORT_TYPE_CPDP: HDCP2.2 discrete wired Tx port using the CPDP (DP 1.3)
33 * enum hdcp_wired_protocol - HDCP adaptation used on the port
35 * @HDCP_PROTOCOL_HDMI: HDMI adaptation of HDCP used on the port
36 * @HDCP_PROTOCOL_DP: DP adaptation of HDCP used on the port
[all …]
/Linux-v5.10/tools/perf/pmu-events/arch/x86/broadwellx/
Dpipeline.json7 … For instructions that consist of multiple micro-ops, this event counts the retirement of the last…
41 …"BriefDescription": "Cases when loads get true Block-on-Store blocking code preventing store forwa…
44-on-Store blocking code preventing store forwarding. This includes cases when:\n - preceding store…
124 …"BriefDescription": "Number of flags-merge uops being allocated. Such uops considered perf sensiti…
127 …ublicDescription": "Number of flags-merge uops being allocated. Such uops considered perf sensitiv…
155 …: "This event counts the number of the divide operations executed. Uses edge-detect and a cmask va…
185 …"PublicDescription": "This is a fixed-frequency event programmed to general counters. It counts wh…
240 …"BriefDescription": "Not software-prefetch load dispatches that hit FB allocated for software pref…
243 …"PublicDescription": "This event counts all not software-prefetch load dispatches that hit the fil…
250 …"BriefDescription": "Not software-prefetch load dispatches that hit FB allocated for hardware pref…
[all …]
/Linux-v5.10/Documentation/devicetree/bindings/media/i2c/
Dtda1997x.txt1 Device-Tree bindings for the NXP TDA1997x HDMI receiver
5 The TDA19971 Video port output pins can be used as follows:
6 - RGB 8bit per color (24 bits total): R[11:4] B[11:4] G[11:4]
7 - YUV444 8bit per color (24 bits total): Y[11:4] Cr[11:4] Cb[11:4]
8 - YUV422 semi-planar 8bit per component (16 bits total): Y[11:4] CbCr[11:4]
9 - YUV422 semi-planar 10bit per component (20 bits total): Y[11:2] CbCr[11:2]
10 - YUV422 semi-planar 12bit per component (24 bits total): - Y[11:0] CbCr[11:0]
11 - YUV422 BT656 8bit per component (8 bits total): YCbCr[11:4] (2-cycles)
12 - YUV422 BT656 10bit per component (10 bits total): YCbCr[11:2] (2-cycles)
13 - YUV422 BT656 12bit per component (12 bits total): YCbCr[11:0] (2-cycles)
[all …]
/Linux-v5.10/tools/perf/pmu-events/arch/x86/broadwellde/
Dpipeline.json7 … For instructions that consist of multiple micro-ops, this event counts the retirement of the last…
41 …"BriefDescription": "Cases when loads get true Block-on-Store blocking code preventing store forwa…
44-on-Store blocking code preventing store forwarding. This includes cases when:\n - preceding store…
124 …"BriefDescription": "Number of flags-merge uops being allocated. Such uops considered perf sensiti…
127 …ublicDescription": "Number of flags-merge uops being allocated. Such uops considered perf sensitiv…
155 …: "This event counts the number of the divide operations executed. Uses edge-detect and a cmask va…
185 …"PublicDescription": "This is a fixed-frequency event programmed to general counters. It counts wh…
240 …"BriefDescription": "Not software-prefetch load dispatches that hit FB allocated for software pref…
243 …"PublicDescription": "This event counts all not software-prefetch load dispatches that hit the fil…
250 …"BriefDescription": "Not software-prefetch load dispatches that hit FB allocated for hardware pref…
[all …]
/Linux-v5.10/tools/perf/pmu-events/arch/x86/broadwell/
Dpipeline.json3 … For instructions that consist of multiple micro-ops, this event counts the retirement of the last…
39-on-Store blocking code preventing store forwarding. This includes cases when:\n - preceding store…
45 …"BriefDescription": "Cases when loads get true Block-on-Store blocking code preventing store forwa…
122 …ublicDescription": "Number of flags-merge uops being allocated. Such uops considered perf sensitiv…
128 …"BriefDescription": "Number of flags-merge uops being allocated. Such uops considered perf sensiti…
150 …: "This event counts the number of the divide operations executed. Uses edge-detect and a cmask va…
180 …"PublicDescription": "This is a fixed-frequency event programmed to general counters. It counts wh…
238 …"PublicDescription": "This event counts all not software-prefetch load dispatches that hit the fil…
244 …"BriefDescription": "Not software-prefetch load dispatches that hit FB allocated for software pref…
248 …"PublicDescription": "This event counts all not software-prefetch load dispatches that hit the fil…
[all …]
/Linux-v5.10/tools/perf/pmu-events/arch/x86/haswellx/
Dpipeline.json8 … For instructions that consist of multiple micro-ops, this event counts the retirement of the last…
98 …ued by the Front-end of the pipeline to the Back-end. This event is counted at the allocation stag…
128 …"BriefDescription": "Number of flags-merge uops being allocated. Such uops considered perf sensiti…
131 "PublicDescription": "Number of flags-merge uops allocated. Such uops add delay.",
247 …"BriefDescription": "Not software-prefetch load dispatches that hit FB allocated for software pref…
250 …"PublicDescription": "Non-SW-prefetch load dispatches that hit fill buffer allocated for S/W prefe…
257 …"BriefDescription": "Not software-prefetch load dispatches that hit FB allocated for hardware pref…
260 …"PublicDescription": "Non-SW-prefetch load dispatches that hit fill buffer allocated for H/W prefe…
310 …micro-ops from the Front-end. If there are many cycles when the RS is empty, it may represent an u…
349 "BriefDescription": "Not taken macro-conditional branches.",
[all …]
/Linux-v5.10/tools/perf/pmu-events/arch/x86/haswell/
Dpipeline.json3 … For instructions that consist of multiple micro-ops, this event counts the retirement of the last…
93 …ued by the Front-end of the pipeline to the Back-end. This event is counted at the allocation stag…
126 "PublicDescription": "Number of flags-merge uops allocated. Such uops add delay.",
132 …"BriefDescription": "Number of flags-merge uops being allocated. Such uops considered perf sensiti…
245 …"PublicDescription": "Non-SW-prefetch load dispatches that hit fill buffer allocated for S/W prefe…
251 …"BriefDescription": "Not software-prefetch load dispatches that hit FB allocated for software pref…
255 …"PublicDescription": "Non-SW-prefetch load dispatches that hit fill buffer allocated for H/W prefe…
261 …"BriefDescription": "Not software-prefetch load dispatches that hit FB allocated for hardware pref…
305 …micro-ops from the Front-end. If there are many cycles when the RS is empty, it may represent an u…
352 "BriefDescription": "Not taken macro-conditional branches.",
[all …]
/Linux-v5.10/drivers/staging/media/atomisp/include/linux/
Datomisp_platform.h1 /* SPDX-License-Identifier: GPL-2.0 */
21 #include <asm/intel-family.h>
26 #include <media/v4l2-subdev.h>
51 ATOMISP_INPUT_FORMAT_YUV420_8_LEGACY,/* 8 bits per subpixel (legacy) */
52 ATOMISP_INPUT_FORMAT_YUV420_8, /* 8 bits per subpixel */
53 ATOMISP_INPUT_FORMAT_YUV420_10,/* 10 bits per subpixel */
54 ATOMISP_INPUT_FORMAT_YUV420_16,/* 16 bits per subpixel */
55 ATOMISP_INPUT_FORMAT_YUV422_8, /* UYVY..UVYV, 8 bits per subpixel */
56 ATOMISP_INPUT_FORMAT_YUV422_10,/* UYVY..UVYV, 10 bits per subpixel */
57 ATOMISP_INPUT_FORMAT_YUV422_16,/* UYVY..UVYV, 16 bits per subpixel */
[all …]
/Linux-v5.10/sound/core/seq/
Dseq_compat.c1 // SPDX-License-Identifier: GPL-2.0-or-later
3 * 32bit -> 64bit ioctl wrapper for sequencer API
13 struct snd_seq_addr addr; /* client/port numbers */
14 char name[64]; /* port name */
16 u32 capability; /* port capability bits */
17 u32 type; /* port type bits */
18 s32 midi_channels; /* channels per MIDI port */
19 s32 midi_voices; /* voices per MIDI port */
20 s32 synth_voices; /* voices per SYNTH port */
22 s32 read_use; /* R/O: subscribers for output (from this port) */
[all …]
/Linux-v5.10/drivers/pinctrl/
Dpinctrl-coh901.c1 // SPDX-License-Identifier: GPL-2.0-only
5 * Copyright (C) 2007-2012 ST-Ericsson AB
6 * COH 901 571/3 - Used in DB3210 (U365 2.0) and DB3350 (U335 1.0)
21 #include <linux/pinctrl/pinconf-generic.h>
22 #include "pinctrl-coh901.h"
27 * bit 15-9 (mask 0x0000FE00) contains the number of cores. 8*cores
29 * bit 8-2 (mask 0x000001FC) contains the core version ID.
56 /* 8 bits per port, no version has more than 7 ports */
80 u32 per; member
89 * its context. It calculates the port offset from the given pin
[all …]
/Linux-v5.10/drivers/scsi/cxlflash/
Dsislite.h1 /* SPDX-License-Identifier: GPL-2.0-or-later */
24 * except for SCSI CDB which remains big endian per SCSI standards.
49 * 0x1 -> port#0 can be selected,
50 * 0x2 -> port#1 can be selected.
65 #define SISL_MSI_ASYNC_ERROR 3 /* master only - for AFU async error */
112 * a FC port. If the port went down on an active IO, it will set
132 * If the link is down or logged out before AFU selects the port, either
133 * it will choose the other port or we will get afu_rc=0x20 (no_channel)
134 * if there is no valid port to use.
138 * NOLOGI or LINKDOWN can be retried if the other port is up.
[all …]
/Linux-v5.10/drivers/net/ethernet/marvell/mvpp2/
Dmvpp2.h1 /* SPDX-License-Identifier: GPL-2.0 */
34 #define MVPP2_RX_DATA_FIFO_SIZE_REG(port) (0x00 + 4 * (port)) argument
35 #define MVPP2_RX_ATTR_FIFO_SIZE_REG(port) (0x20 + 4 * (port)) argument
38 #define MVPP22_TX_FIFO_THRESH_REG(port) (0x8840 + 4 * (port)) argument
39 #define MVPP22_TX_FIFO_SIZE_REG(port) (0x8860 + 4 * (port)) argument
42 #define MVPP2_RX_CTRL_REG(port) (0x140 + 4 * (port)) argument
61 #define MVPP2_MH_REG(port) (0x5040 + 4 * (port)) argument
67 #define MVPP2_PRS_PORT_LU_MASK(port) (0xff << ((port) * 4)) argument
68 #define MVPP2_PRS_PORT_LU_VAL(port, val) ((val) << ((port) * 4)) argument
69 #define MVPP2_PRS_INIT_OFFS_REG(port) (0x1004 + ((port) & 4)) argument
[all …]
Dmvpp2_prs.h1 /* SPDX-License-Identifier: GPL-2.0 */
44 * - lookup ID - 4 bits
45 * - port ID - 1 byte
46 * - additional information - 1 byte
47 * - header data - 8 bytes
48 * The fields are represented by MVPP2_PRS_TCAM_DATA_REG(5)->(0).
73 /* TCAM range for unicast and multicast filtering. We have 25 entries per port,
76 * each port's own address.
81 /* Number of entries per port dedicated to UC and MC filtering */
83 #define MVPP2_PRS_MAC_MC_FILT_MAX (MVPP2_PRS_MAC_UC_MC_FILT_MAX - \
[all …]
/Linux-v5.10/Documentation/scsi/
Dadvansys.rst1 .. SPDX-License-Identifier: GPL-2.0
8 RISC-based, Bus-Mastering, Fast (10 Mhz) and Ultra (20 Mhz) Narrow
9 (8-bit transfer) SCSI Host Adapters for the ISA, EISA, VL, and PCI
10 buses and RISC-based, Bus-Mastering, Ultra (20 Mhz) Wide (16-bit
21 - ABP-480 - Bus-Master CardBus (16 CDB)
24 - ABP510/5150 - Bus-Master ISA (240 CDB)
25 - ABP5140 - Bus-Master ISA PnP (16 CDB)
26 - ABP5142 - Bus-Master ISA PnP with floppy (16 CDB)
27 - ABP902/3902 - Bus-Master PCI (16 CDB)
28 - ABP3905 - Bus-Master PCI (16 CDB)
[all …]
/Linux-v5.10/drivers/staging/fwserial/
Dfwserial.h1 /* SPDX-License-Identifier: GPL-2.0 */
11 #include <linux/firewire-constants.h>
55 * @guid: unique 64-bit guid for this unit device
65 * @lock: spinlock to synchonize changes to state & port fields
72 * @connect: work item for auto-connecting
74 * @port: associated tty_port (usable if state == FWSC_ATTACHED)
103 struct fwtty_port *port; member
118 FWPS_NO_MGMT_ADDR = -1,
127 peer->state = new; in peer_set_state()
132 struct fwtty_port *port = peer->port; in peer_revert_state() local
[all …]
/Linux-v5.10/Documentation/networking/device_drivers/ethernet/intel/
Di40e.rst1 .. SPDX-License-Identifier: GPL-2.0+
8 Copyright(c) 1999-2018 Intel Corporation.
13 - Overview
14 - Identifying Your Adapter
15 - Intel(R) Ethernet Flow Director
16 - Additional Configurations
17 - Known Issues
18 - Support
47 ----------------------
49 …intel.com/content/dam/www/public/us/en/documents/release-notes/xl710-ethernet-controller-feature-m…
[all …]
/Linux-v5.10/tools/perf/pmu-events/arch/x86/ivybridge/
Dpipeline.json43 …"BriefDescription": "Cases when loads get true Block-on-Store blocking code preventing store forwa…
134 "PublicDescription": "Number of flags-merge uops allocated. Such uops adds delay.",
140 "BriefDescription": "Number of flags-merge uops being allocated.",
265 …"PublicDescription": "Non-SW-prefetch load dispatches that hit fill buffer allocated for S/W prefe…
271 …"BriefDescription": "Not software-prefetch load dispatches that hit FB allocated for software pref…
275 …"PublicDescription": "Non-SW-prefetch load dispatches that hit fill buffer allocated for H/W prefe…
281 …"BriefDescription": "Not software-prefetch load dispatches that hit FB allocated for hardware pref…
362 "PublicDescription": "Not taken macro-conditional branches.",
368 "BriefDescription": "Not taken macro-conditional branches",
372 "PublicDescription": "Taken speculative and retired macro-conditional branches.",
[all …]
/Linux-v5.10/tools/perf/pmu-events/arch/x86/ivytown/
Dpipeline.json43 …"BriefDescription": "Cases when loads get true Block-on-Store blocking code preventing store forwa…
134 "PublicDescription": "Number of flags-merge uops allocated. Such uops adds delay.",
140 "BriefDescription": "Number of flags-merge uops being allocated.",
265 …"PublicDescription": "Non-SW-prefetch load dispatches that hit fill buffer allocated for S/W prefe…
271 …"BriefDescription": "Not software-prefetch load dispatches that hit FB allocated for software pref…
275 …"PublicDescription": "Non-SW-prefetch load dispatches that hit fill buffer allocated for H/W prefe…
281 …"BriefDescription": "Not software-prefetch load dispatches that hit FB allocated for hardware pref…
362 "PublicDescription": "Not taken macro-conditional branches.",
368 "BriefDescription": "Not taken macro-conditional branches",
372 "PublicDescription": "Taken speculative and retired macro-conditional branches.",
[all …]
/Linux-v5.10/drivers/slimbus/
Dslimbus.h1 /* SPDX-License-Identifier: GPL-2.0 */
3 * Copyright (c) 2011-2017, The Linux Foundation
14 /* Standard values per SLIMbus spec needed by controllers and devices */
64 /* Clock pause values per SLIMbus spec */
74 /* Standard values per SLIMbus spec needed by controllers and devices */
82 /* Standard values per SLIMbus spec needed by controllers and devices */
86 /* Manager's logical address is set to 0xFF per spec */
91 * struct slim_framer - Represents SLIMbus framer.
94 * Manager is responsible for framer hand-over.
99 * @superfreq: Superframes per root frequency. Every frame is 6144 bits.
[all …]
/Linux-v5.10/drivers/tty/serial/
Dvt8500_serial.c1 // SPDX-License-Identifier: GPL-2.0
58 #define PER (1 << 8) /* Parity error */ macro
65 #define RX_FIFO_INTS (RXFAF | RXFF | RXOVER | PER | FER | RXTOUT)
74 #define VT8500_CS8 (1 << 2) /* 8-bit data length (vs. 7-bit) */
83 #define VT8500_SWRTSCTS (1 << 11) /* Software-controlled RTS/CTS */
86 * Capability flags (driver-internal)
106 * have been allocated as we can't use pdev->id in
111 static inline void vt8500_write(struct uart_port *port, unsigned int val, in vt8500_write() argument
114 writel(val, port->membase + off); in vt8500_write()
117 static inline unsigned int vt8500_read(struct uart_port *port, unsigned int off) in vt8500_read() argument
[all …]
/Linux-v5.10/drivers/target/tcm_fc/
Dtcm_fc.h1 /* SPDX-License-Identifier: GPL-2.0-only */
16 #define TCM_FC_DEFAULT_TAGS 512 /* tags used for per-session preallocation */
26 * Session (remote port).
32 u64 port_name; /* port name for transport ID */
41 * Hash table of sessions per local port.
42 * Hash lookup by remote port FC_ID.
48 * Per local port data.
50 * for the local port. If the TPG exists, this is allocated when
51 * we're notified that the local port has been created, or when
71 * Node ACL for FC remote port session.
[all …]
/Linux-v5.10/Documentation/networking/dsa/
Ddsa.rst19 they configured/queried a switch port network device or a regular network
22 An Ethernet switch is typically comprised of multiple front-panel ports, and one
23 or more CPU or management port. The DSA subsystem currently relies on the
24 presence of a management port connected to an Ethernet controller capable of
27 gateways, or even top-of-the rack switches. This host Ethernet controller will
36 For each front-panel port, DSA will create specialized network devices which are
37 used as controlling and data-flowing endpoints for use by the Linux networking
46 - what port is this frame coming from
47 - what was the reason why this frame got forwarded
48 - how to send CPU originated traffic to specific ports
[all …]
/Linux-v5.10/Documentation/devicetree/bindings/media/
Dcdns,csi2rx.txt1 Cadence MIPI-CSI2 RX controller
4 The Cadence MIPI-CSI2 RX controller is a CSI-2 bridge supporting up to 4 CSI
8 - compatible: must be set to "cdns,csi2rx" and an SoC-specific compatible
9 - reg: base address and size of the memory mapped region
10 - clocks: phandles to the clocks driving the controller
11 - clock-names: must contain:
14 * pixel_if[0-3]_clk: pixel stream output clock, one for each stream
18 - phys: phandle to the external D-PHY, phy-names must be provided
19 - phy-names: must contain "dphy", if the implementation uses an
20 external D-PHY
[all …]
Dcdns,csi2tx.txt1 Cadence MIPI-CSI2 TX controller
4 The Cadence MIPI-CSI2 TX controller is a CSI-2 bridge supporting up to
8 - compatible: must be set to "cdns,csi2tx" or "cdns,csi2tx-1.3"
9 for version 1.3 of the controller, "cdns,csi2tx-2.1" for v2.1
10 - reg: base address and size of the memory mapped region
11 - clocks: phandles to the clocks driving the controller
12 - clock-names: must contain:
15 * pixel_if[0-3]_clk: pixel stream output clock, one for each stream
19 - phys: phandle to the D-PHY. If it is set, phy-names need to be set
20 - phy-names: must contain "dphy"
[all …]
/Linux-v5.10/Documentation/devicetree/bindings/pinctrl/
Drenesas,rza1-ports.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/pinctrl/renesas,rza1-ports.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Jacopo Mondi <jacopo+renesas@jmondi.org>
11 - Geert Uytterhoeven <geert+renesas@glider.be>
16 Pin multiplexing and GPIO configuration is performed on a per-pin basis
17 writing configuration values to per-port register sets.
18 Each "port" features up to 16 pins, each of them configurable for GPIO
19 function (port mode) or in alternate function mode.
[all …]

12345678910>>...44