Home
last modified time | relevance | path

Searched full:mbox (Results 1 – 25 of 531) sorted by relevance

12345678910>>...22

/Linux-v6.1/drivers/net/ethernet/cavium/liquidio/
Docteon_mailbox.c31 * @mbox: Pointer mailbox
33 * Reads the 8-bytes of data from the mbox register
36 int octeon_mbox_read(struct octeon_mbox *mbox) in octeon_mbox_read() argument
41 spin_lock(&mbox->lock); in octeon_mbox_read()
43 msg.u64 = readq(mbox->mbox_read_reg); in octeon_mbox_read()
46 spin_unlock(&mbox->lock); in octeon_mbox_read()
50 if (mbox->state & OCTEON_MBOX_STATE_REQUEST_RECEIVING) { in octeon_mbox_read()
51 mbox->mbox_req.data[mbox->mbox_req.recv_len - 1] = msg.u64; in octeon_mbox_read()
52 mbox->mbox_req.recv_len++; in octeon_mbox_read()
54 if (mbox->state & OCTEON_MBOX_STATE_RESPONSE_RECEIVING) { in octeon_mbox_read()
[all …]
/Linux-v6.1/drivers/mailbox/
Dmailbox-altera.c60 static inline int altera_mbox_full(struct altera_mbox *mbox) in altera_mbox_full() argument
64 status = readl_relaxed(mbox->mbox_base + MAILBOX_STS_REG); in altera_mbox_full()
68 static inline int altera_mbox_pending(struct altera_mbox *mbox) in altera_mbox_pending() argument
72 status = readl_relaxed(mbox->mbox_base + MAILBOX_STS_REG); in altera_mbox_pending()
76 static void altera_mbox_rx_intmask(struct altera_mbox *mbox, bool enable) in altera_mbox_rx_intmask() argument
80 mask = readl_relaxed(mbox->mbox_base + MAILBOX_INTMASK_REG); in altera_mbox_rx_intmask()
85 writel_relaxed(mask, mbox->mbox_base + MAILBOX_INTMASK_REG); in altera_mbox_rx_intmask()
88 static void altera_mbox_tx_intmask(struct altera_mbox *mbox, bool enable) in altera_mbox_tx_intmask() argument
92 mask = readl_relaxed(mbox->mbox_base + MAILBOX_INTMASK_REG); in altera_mbox_tx_intmask()
97 writel_relaxed(mask, mbox->mbox_base + MAILBOX_INTMASK_REG); in altera_mbox_tx_intmask()
[all …]
Dhi6220-mailbox.c89 static void mbox_set_state(struct hi6220_mbox *mbox, in mbox_set_state() argument
94 status = readl(mbox->base + MBOX_MODE_REG(slot)); in mbox_set_state()
96 writel(status, mbox->base + MBOX_MODE_REG(slot)); in mbox_set_state()
99 static void mbox_set_mode(struct hi6220_mbox *mbox, in mbox_set_mode() argument
104 mode = readl(mbox->base + MBOX_MODE_REG(slot)); in mbox_set_mode()
106 writel(mode, mbox->base + MBOX_MODE_REG(slot)); in mbox_set_mode()
112 struct hi6220_mbox *mbox = mchan->parent; in hi6220_mbox_last_tx_done() local
116 BUG_ON(mbox->tx_irq_mode); in hi6220_mbox_last_tx_done()
118 state = readl(mbox->base + MBOX_MODE_REG(mchan->slot)); in hi6220_mbox_last_tx_done()
125 struct hi6220_mbox *mbox = mchan->parent; in hi6220_mbox_send_data() local
[all …]
Domap-mailbox.c68 struct omap_mbox *mbox; member
144 static u32 mbox_fifo_read(struct omap_mbox *mbox) in mbox_fifo_read() argument
146 struct omap_mbox_fifo *fifo = &mbox->rx_fifo; in mbox_fifo_read()
148 return mbox_read_reg(mbox->parent, fifo->msg); in mbox_fifo_read()
151 static void mbox_fifo_write(struct omap_mbox *mbox, u32 msg) in mbox_fifo_write() argument
153 struct omap_mbox_fifo *fifo = &mbox->tx_fifo; in mbox_fifo_write()
155 mbox_write_reg(mbox->parent, msg, fifo->msg); in mbox_fifo_write()
158 static int mbox_fifo_empty(struct omap_mbox *mbox) in mbox_fifo_empty() argument
160 struct omap_mbox_fifo *fifo = &mbox->rx_fifo; in mbox_fifo_empty()
162 return (mbox_read_reg(mbox->parent, fifo->msg_stat) == 0); in mbox_fifo_empty()
[all …]
Dmailbox-mpfs.c73 static bool mpfs_mbox_busy(struct mpfs_mbox *mbox) in mpfs_mbox_busy() argument
77 status = readl_relaxed(mbox->ctrl_base + SERVICES_SR_OFFSET); in mpfs_mbox_busy()
84 struct mpfs_mbox *mbox = (struct mpfs_mbox *)chan->con_priv; in mpfs_mbox_send_data() local
90 mbox->response = msg->response; in mpfs_mbox_send_data()
91 mbox->resp_offset = msg->resp_offset; in mpfs_mbox_send_data()
93 if (mpfs_mbox_busy(mbox)) in mpfs_mbox_send_data()
103 mbox->mbox_base + msg->mbox_offset + index * 0x4); in mpfs_mbox_send_data()
109 val = readl_relaxed(mbox->mbox_base + msg->mbox_offset + index * 0x4); in mpfs_mbox_send_data()
116 writel_relaxed(val, mbox->mbox_base + msg->mbox_offset + index * 0x4); in mpfs_mbox_send_data()
123 writel_relaxed(tx_trigger, mbox->ctrl_base + SERVICES_CR_OFFSET); in mpfs_mbox_send_data()
[all …]
Dsun6i-msgbox.c44 #define mbox_dbg(mbox, ...) dev_dbg((mbox)->controller.dev, __VA_ARGS__) argument
58 return chan - chan->mbox->chans; in channel_number()
68 struct sun6i_msgbox *mbox = dev_id; in sun6i_msgbox_irq() local
73 status = readl(mbox->regs + LOCAL_IRQ_EN_REG) & in sun6i_msgbox_irq()
74 readl(mbox->regs + LOCAL_IRQ_STAT_REG); in sun6i_msgbox_irq()
80 struct mbox_chan *chan = &mbox->controller.chans[n]; in sun6i_msgbox_irq()
86 uint32_t msg = readl(mbox->regs + MSG_DATA_REG(n)); in sun6i_msgbox_irq()
88 mbox_dbg(mbox, "Channel %d received 0x%08x\n", n, msg); in sun6i_msgbox_irq()
93 writel(RX_IRQ(n), mbox->regs + LOCAL_IRQ_STAT_REG); in sun6i_msgbox_irq()
101 struct sun6i_msgbox *mbox = to_sun6i_msgbox(chan); in sun6i_msgbox_send_data() local
[all …]
Darmada-37xx-rwtm-mailbox.c45 struct a37xx_mbox *mbox = chan->con_priv; in a37xx_mbox_receive() local
49 rx_msg.retval = readl(mbox->base + RWTM_MBOX_RETURN_STATUS); in a37xx_mbox_receive()
51 rx_msg.status[i] = readl(mbox->base + RWTM_MBOX_STATUS(i)); in a37xx_mbox_receive()
59 struct a37xx_mbox *mbox = chan->con_priv; in a37xx_mbox_irq_handler() local
62 reg = readl(mbox->base + RWTM_HOST_INT_RESET); in a37xx_mbox_irq_handler()
68 dev_err(mbox->dev, "Secure processor command queue full\n"); in a37xx_mbox_irq_handler()
70 writel(reg, mbox->base + RWTM_HOST_INT_RESET); in a37xx_mbox_irq_handler()
79 struct a37xx_mbox *mbox = chan->con_priv; in a37xx_mbox_send_data() local
87 reg = readl(mbox->base + RWTM_MBOX_FIFO_STATUS); in a37xx_mbox_send_data()
89 dev_warn(mbox->dev, "Secure processor not ready\n"); in a37xx_mbox_send_data()
[all …]
Dbcm2835-mailbox.c63 return container_of(link->mbox, struct bcm2835_mbox, controller); in bcm2835_link_mbox()
68 struct bcm2835_mbox *mbox = dev_id; in bcm2835_mbox_irq() local
69 struct device *dev = mbox->controller.dev; in bcm2835_mbox_irq()
70 struct mbox_chan *link = &mbox->controller.chans[0]; in bcm2835_mbox_irq()
72 while (!(readl(mbox->regs + MAIL0_STA) & ARM_MS_EMPTY)) { in bcm2835_mbox_irq()
73 u32 msg = readl(mbox->regs + MAIL0_RD); in bcm2835_mbox_irq()
82 struct bcm2835_mbox *mbox = bcm2835_link_mbox(link); in bcm2835_send_data() local
85 spin_lock(&mbox->lock); in bcm2835_send_data()
86 writel(msg, mbox->regs + MAIL1_WRT); in bcm2835_send_data()
87 dev_dbg(mbox->controller.dev, "Request 0x%08X\n", msg); in bcm2835_send_data()
[all …]
Dhi3660-mailbox.c24 #define MBOX_BASE(mbox, ch) ((mbox)->base + ((ch) * 0x40)) argument
79 static struct hi3660_mbox *to_hi3660_mbox(struct mbox_controller *mbox) in to_hi3660_mbox() argument
81 return container_of(mbox, struct hi3660_mbox, controller); in to_hi3660_mbox()
87 struct hi3660_mbox *mbox = to_hi3660_mbox(chan->mbox); in hi3660_mbox_check_state() local
88 struct hi3660_chan_info *mchan = &mbox->mchan[ch]; in hi3660_mbox_check_state()
89 void __iomem *base = MBOX_BASE(mbox, ch); in hi3660_mbox_check_state()
101 dev_err(mbox->dev, "%s: timeout for receiving ack\n", __func__); in hi3660_mbox_check_state()
113 struct hi3660_mbox *mbox = to_hi3660_mbox(chan->mbox); in hi3660_mbox_unlock() local
117 writel(MBOX_IPC_UNLOCK, mbox->base + MBOX_IPC_LOCK_REG); in hi3660_mbox_unlock()
119 val = readl(mbox->base + MBOX_IPC_LOCK_REG); in hi3660_mbox_unlock()
[all …]
Dmailbox.c76 /* Try to submit a message to the MBOX controller */ in msg_submit()
77 err = chan->mbox->ops->send_data(chan, data); in msg_submit()
87 spin_lock_irqsave(&chan->mbox->poll_hrt_lock, flags); in msg_submit()
88 hrtimer_start(&chan->mbox->poll_hrt, 0, HRTIMER_MODE_REL); in msg_submit()
89 spin_unlock_irqrestore(&chan->mbox->poll_hrt_lock, flags); in msg_submit()
119 struct mbox_controller *mbox = in txdone_hrtimer() local
125 for (i = 0; i < mbox->num_chans; i++) { in txdone_hrtimer()
126 struct mbox_chan *chan = &mbox->chans[i]; in txdone_hrtimer()
129 txdone = chan->mbox->ops->last_tx_done(chan); in txdone_hrtimer()
138 spin_lock_irqsave(&mbox->poll_hrt_lock, flags); in txdone_hrtimer()
[all …]
Dmtk-adsp-mailbox.c18 struct mbox_controller mbox; member
30 static inline struct mtk_adsp_mbox_priv *get_mtk_adsp_mbox_priv(struct mbox_controller *mbox) in get_mtk_adsp_mbox_priv() argument
32 return container_of(mbox, struct mtk_adsp_mbox_priv, mbox); in get_mtk_adsp_mbox_priv()
38 struct mtk_adsp_mbox_priv *priv = get_mtk_adsp_mbox_priv(chan->mbox); in mtk_adsp_mbox_irq()
55 static struct mbox_chan *mtk_adsp_mbox_xlate(struct mbox_controller *mbox, in mtk_adsp_mbox_xlate() argument
58 return mbox->chans; in mtk_adsp_mbox_xlate()
63 struct mtk_adsp_mbox_priv *priv = get_mtk_adsp_mbox_priv(chan->mbox); in mtk_adsp_mbox_startup()
65 /* Clear ADSP mbox command */ in mtk_adsp_mbox_startup()
74 struct mtk_adsp_mbox_priv *priv = get_mtk_adsp_mbox_priv(chan->mbox); in mtk_adsp_mbox_shutdown()
76 /* Clear ADSP mbox command */ in mtk_adsp_mbox_shutdown()
[all …]
Darm_mhu_db.c42 struct mbox_controller mbox; member
60 mhu_db_mbox_to_channel(struct mbox_controller *mbox, unsigned int pchan, in mhu_db_mbox_to_channel() argument
66 for (i = 0; i < mbox->num_chans; i++) { in mhu_db_mbox_to_channel()
67 chan_info = mbox->chans[i].con_priv; in mhu_db_mbox_to_channel()
70 return &mbox->chans[i]; in mhu_db_mbox_to_channel()
100 struct mbox_controller *mbox = &mhu->mbox; in mhu_db_mbox_irq_to_channel() local
113 chan = mhu_db_mbox_to_channel(mbox, pchan, doorbell); in mhu_db_mbox_irq_to_channel()
116 dev_err(mbox->dev, in mhu_db_mbox_irq_to_channel()
169 struct mbox_controller *mbox = &chan_info->mhu->mbox; in mhu_db_shutdown() local
172 for (i = 0; i < mbox->num_chans; i++) in mhu_db_shutdown()
[all …]
Dmailbox-sti.c42 * @mbox: Representation of a communication channel controller
55 struct mbox_controller *mbox; member
97 struct mbox_chan *sti_mbox_to_channel(struct mbox_controller *mbox, in sti_mbox_to_channel() argument
104 for (i = 0; i < mbox->num_chans; i++) { in sti_mbox_to_channel()
105 chan_info = mbox->chans[i].con_priv; in sti_mbox_to_channel()
109 return &mbox->chans[i]; in sti_mbox_to_channel()
112 dev_err(mbox->dev, in sti_mbox_to_channel()
163 struct mbox_controller *mbox = mdev->mbox; in sti_mbox_irq_to_channel() local
179 chan = sti_mbox_to_channel(mbox, instance, channel); in sti_mbox_irq_to_channel()
181 dev_dbg(mbox->dev, in sti_mbox_irq_to_channel()
[all …]
/Linux-v6.1/drivers/net/ethernet/marvell/octeontx2/af/
Dmbox.c13 #include "mbox.h"
18 void __otx2_mbox_reset(struct otx2_mbox *mbox, int devid) in __otx2_mbox_reset() argument
20 struct otx2_mbox_dev *mdev = &mbox->dev[devid]; in __otx2_mbox_reset()
24 tx_hdr = hw_mbase + mbox->tx_start; in __otx2_mbox_reset()
25 rx_hdr = hw_mbase + mbox->rx_start; in __otx2_mbox_reset()
36 void otx2_mbox_reset(struct otx2_mbox *mbox, int devid) in otx2_mbox_reset() argument
38 struct otx2_mbox_dev *mdev = &mbox->dev[devid]; in otx2_mbox_reset()
41 __otx2_mbox_reset(mbox, devid); in otx2_mbox_reset()
46 void otx2_mbox_destroy(struct otx2_mbox *mbox) in otx2_mbox_destroy() argument
48 mbox->reg_base = NULL; in otx2_mbox_destroy()
[all …]
/Linux-v6.1/drivers/net/ethernet/marvell/octeon_ep/
Doctep_ctrl_mbox.c64 int octep_ctrl_mbox_init(struct octep_ctrl_mbox *mbox) in octep_ctrl_mbox_init() argument
68 if (!mbox) in octep_ctrl_mbox_init()
71 if (!mbox->barmem) { in octep_ctrl_mbox_init()
72 pr_info("octep_ctrl_mbox : Invalid barmem %p\n", mbox->barmem); in octep_ctrl_mbox_init()
76 magic_num = readq(OCTEP_CTRL_MBOX_INFO_MAGIC_NUM_OFFSET(mbox->barmem)); in octep_ctrl_mbox_init()
82 status = readq(OCTEP_CTRL_MBOX_INFO_FW_STATUS_OFFSET(mbox->barmem)); in octep_ctrl_mbox_init()
88 mbox->barmem_sz = readl(OCTEP_CTRL_MBOX_INFO_BARMEM_SZ_OFFSET(mbox->barmem)); in octep_ctrl_mbox_init()
90 writeq(OCTEP_CTRL_MBOX_STATUS_INIT, OCTEP_CTRL_MBOX_INFO_HOST_STATUS_OFFSET(mbox->barmem)); in octep_ctrl_mbox_init()
92 mbox->h2fq.elem_cnt = readl(OCTEP_CTRL_MBOX_H2FQ_ELEM_CNT_OFFSET(mbox->barmem)); in octep_ctrl_mbox_init()
93 mbox->h2fq.elem_sz = readl(OCTEP_CTRL_MBOX_H2FQ_ELEM_SZ_OFFSET(mbox->barmem)); in octep_ctrl_mbox_init()
[all …]
/Linux-v6.1/drivers/crypto/marvell/octeontx2/
Dotx2_cpt_mbox_common.c7 int otx2_cpt_send_mbox_msg(struct otx2_mbox *mbox, struct pci_dev *pdev) in otx2_cpt_send_mbox_msg() argument
11 otx2_mbox_msg_send(mbox, 0); in otx2_cpt_send_mbox_msg()
12 ret = otx2_mbox_wait_for_rsp(mbox, 0); in otx2_cpt_send_mbox_msg()
14 dev_err(&pdev->dev, "RVU MBOX timeout.\n"); in otx2_cpt_send_mbox_msg()
17 dev_err(&pdev->dev, "RVU MBOX error: %d.\n", ret); in otx2_cpt_send_mbox_msg()
23 int otx2_cpt_send_ready_msg(struct otx2_mbox *mbox, struct pci_dev *pdev) in otx2_cpt_send_ready_msg() argument
27 req = otx2_mbox_alloc_msg_rsp(mbox, 0, sizeof(*req), in otx2_cpt_send_ready_msg()
30 dev_err(&pdev->dev, "RVU MBOX failed to get message.\n"); in otx2_cpt_send_ready_msg()
37 return otx2_cpt_send_mbox_msg(mbox, pdev); in otx2_cpt_send_ready_msg()
40 int otx2_cpt_send_af_reg_requests(struct otx2_mbox *mbox, struct pci_dev *pdev) in otx2_cpt_send_af_reg_requests() argument
[all …]
/Linux-v6.1/drivers/net/ethernet/marvell/octeontx2/nic/
Dotx2_dmac_flt.c17 mutex_lock(&pf->mbox.lock); in otx2_dmacflt_do_add()
19 req = otx2_mbox_alloc_msg_cgx_mac_addr_add(&pf->mbox); in otx2_dmacflt_do_add()
21 mutex_unlock(&pf->mbox.lock); in otx2_dmacflt_do_add()
26 err = otx2_sync_mbox_msg(&pf->mbox); in otx2_dmacflt_do_add()
30 otx2_mbox_get_rsp(&pf->mbox.mbox, 0, &req->hdr); in otx2_dmacflt_do_add()
34 mutex_unlock(&pf->mbox.lock); in otx2_dmacflt_do_add()
44 mutex_lock(&pf->mbox.lock); in otx2_dmacflt_add_pfmac()
46 req = otx2_mbox_alloc_msg_cgx_mac_addr_set(&pf->mbox); in otx2_dmacflt_add_pfmac()
48 mutex_unlock(&pf->mbox.lock); in otx2_dmacflt_add_pfmac()
55 err = otx2_sync_mbox_msg(&pf->mbox); in otx2_dmacflt_add_pfmac()
[all …]
Dotx2_vf.c42 "Mbox msg with unknown ID %d\n", msg->id); in otx2vf_process_vfaf_mbox_msg()
48 "Mbox msg with wrong signature %x, ID %d\n", in otx2vf_process_vfaf_mbox_msg()
83 "Mbox msg response has err %d, ID %d\n", in otx2vf_process_vfaf_mbox_msg()
93 struct otx2_mbox *mbox; in otx2vf_vfaf_mbox_handler() local
94 struct mbox *af_mbox; in otx2vf_vfaf_mbox_handler()
97 af_mbox = container_of(work, struct mbox, mbox_wrk); in otx2vf_vfaf_mbox_handler()
98 mbox = &af_mbox->mbox; in otx2vf_vfaf_mbox_handler()
99 mdev = &mbox->dev[0]; in otx2vf_vfaf_mbox_handler()
100 rsp_hdr = (struct mbox_hdr *)(mdev->mbase + mbox->rx_start); in otx2vf_vfaf_mbox_handler()
103 offset = mbox->rx_start + ALIGN(sizeof(*rsp_hdr), MBOX_MSG_ALIGN); in otx2vf_vfaf_mbox_handler()
[all …]
Dcn10k_macsec.c93 struct mbox *mbox = &pfvf->mbox; in cn10k_mcs_alloc_rsrc() local
98 mutex_lock(&mbox->lock); in cn10k_mcs_alloc_rsrc()
100 req = otx2_mbox_alloc_msg_mcs_alloc_resources(mbox); in cn10k_mcs_alloc_rsrc()
108 ret = otx2_sync_mbox_msg(mbox); in cn10k_mcs_alloc_rsrc()
112 rsp = (struct mcs_alloc_rsrc_rsp *)otx2_mbox_get_rsp(&pfvf->mbox.mbox, in cn10k_mcs_alloc_rsrc()
138 mutex_unlock(&mbox->lock); in cn10k_mcs_alloc_rsrc()
144 mutex_unlock(&mbox->lock); in cn10k_mcs_alloc_rsrc()
152 struct mbox *mbox = &pfvf->mbox; in cn10k_mcs_free_rsrc() local
155 mutex_lock(&mbox->lock); in cn10k_mcs_free_rsrc()
157 req = otx2_mbox_alloc_msg_mcs_free_resources(mbox); in cn10k_mcs_free_rsrc()
[all …]
Dotx2_pf.c115 struct mbox *mbox = &pf->mbox; in otx2_flr_handler() local
121 mutex_lock(&mbox->lock); in otx2_flr_handler()
122 req = otx2_mbox_alloc_msg_vf_flr(mbox); in otx2_flr_handler()
124 mutex_unlock(&mbox->lock); in otx2_flr_handler()
130 if (!otx2_sync_mbox_msg(&pf->mbox)) { in otx2_flr_handler()
140 mutex_unlock(&mbox->lock); in otx2_flr_handler()
294 static void otx2_queue_work(struct mbox *mw, struct workqueue_struct *mbox_wq, in otx2_queue_work()
298 struct otx2_mbox *mbox; in otx2_queue_work() local
307 mbox = &mw->mbox; in otx2_queue_work()
308 mdev = &mbox->dev[i]; in otx2_queue_work()
[all …]
/Linux-v6.1/Documentation/devicetree/bindings/mailbox/
Dti,omap-mailbox.yaml56 "mbox-names" (please see Documentation/devicetree/bindings/mailbox/mailbox.txt
60 The equivalent "mbox-names" property value can be used to give a name to the
64 omap-mbox-descriptor:
67 The omap-mbox-descriptor is made of up of 3 cells and represents a single
72 mailbox fifo id used either for transmitting on ti,mbox-tx channel or
73 for receiving on ti,mbox-rx channel (fifo_id). This is the hardware
96 ti,mbox-tx:
97 $ref: "#/$defs/omap-mbox-descriptor"
100 ti,mbox-rx:
101 $ref: "#/$defs/omap-mbox-descriptor"
[all …]
/Linux-v6.1/drivers/gpu/drm/i915/
Dintel_pcode.c10 static int gen6_check_mailbox_status(u32 mbox) in gen6_check_mailbox_status() argument
12 switch (mbox & GEN6_PCODE_ERROR_MASK) { in gen6_check_mailbox_status()
25 MISSING_CASE(mbox & GEN6_PCODE_ERROR_MASK); in gen6_check_mailbox_status()
30 static int gen7_check_mailbox_status(u32 mbox) in gen7_check_mailbox_status() argument
32 switch (mbox & GEN6_PCODE_ERROR_MASK) { in gen7_check_mailbox_status()
50 MISSING_CASE(mbox & GEN6_PCODE_ERROR_MASK); in gen7_check_mailbox_status()
55 static int __snb_pcode_rw(struct intel_uncore *uncore, u32 mbox, in __snb_pcode_rw() argument
74 GEN6_PCODE_MAILBOX, GEN6_PCODE_READY | mbox); in __snb_pcode_rw()
81 &mbox)) in __snb_pcode_rw()
90 return gen7_check_mailbox_status(mbox); in __snb_pcode_rw()
[all …]
/Linux-v6.1/drivers/net/wireless/ti/wl18xx/
Devent.c118 struct wl18xx_event_mailbox *mbox = wl->mbox; in wl18xx_process_mailbox_events() local
121 vector = le32_to_cpu(mbox->events_vector); in wl18xx_process_mailbox_events()
122 wl1271_debug(DEBUG_EVENT, "MBOX vector: 0x%x", vector); in wl18xx_process_mailbox_events()
126 mbox->number_of_scan_results); in wl18xx_process_mailbox_events()
134 le16_to_cpu(mbox->time_sync_tsf_high_msb), in wl18xx_process_mailbox_events()
135 le16_to_cpu(mbox->time_sync_tsf_high_lsb), in wl18xx_process_mailbox_events()
136 le16_to_cpu(mbox->time_sync_tsf_low_msb), in wl18xx_process_mailbox_events()
137 le16_to_cpu(mbox->time_sync_tsf_low_lsb)); in wl18xx_process_mailbox_events()
141 mbox->radar_channel, in wl18xx_process_mailbox_events()
142 wl18xx_radar_type_decode(mbox->radar_type)); in wl18xx_process_mailbox_events()
[all …]
/Linux-v6.1/drivers/net/wireless/ti/wl1251/
Devent.c16 struct event_mailbox *mbox) in wl1251_event_scan_complete() argument
21 mbox->scheduled_scan_status, in wl1251_event_scan_complete()
22 mbox->scheduled_scan_channels); in wl1251_event_scan_complete()
41 struct event_mailbox *mbox) in wl1251_event_ps_report() argument
45 wl1251_debug(DEBUG_EVENT, "ps status: %x", mbox->ps_status); in wl1251_event_ps_report()
47 switch (mbox->ps_status) { in wl1251_event_ps_report()
76 static void wl1251_event_mbox_dump(struct event_mailbox *mbox) in wl1251_event_mbox_dump() argument
78 wl1251_debug(DEBUG_EVENT, "MBOX DUMP:"); in wl1251_event_mbox_dump()
79 wl1251_debug(DEBUG_EVENT, "\tvector: 0x%x", mbox->events_vector); in wl1251_event_mbox_dump()
80 wl1251_debug(DEBUG_EVENT, "\tmask: 0x%x", mbox->events_mask); in wl1251_event_mbox_dump()
[all …]
/Linux-v6.1/drivers/net/ethernet/mellanox/mlxsw/
Dpci.c286 static int mlxsw_pci_sdq_init(struct mlxsw_pci *mlxsw_pci, char *mbox, in mlxsw_pci_sdq_init() argument
302 mlxsw_cmd_mbox_sw2hw_dq_cq_set(mbox, q->num); in mlxsw_pci_sdq_init()
303 mlxsw_cmd_mbox_sw2hw_dq_sdq_lp_set(mbox, lp); in mlxsw_pci_sdq_init()
304 mlxsw_cmd_mbox_sw2hw_dq_sdq_tclass_set(mbox, tclass); in mlxsw_pci_sdq_init()
305 mlxsw_cmd_mbox_sw2hw_dq_log2_dq_sz_set(mbox, 3); /* 8 pages */ in mlxsw_pci_sdq_init()
309 mlxsw_cmd_mbox_sw2hw_dq_pa_set(mbox, i, mapaddr); in mlxsw_pci_sdq_init()
312 err = mlxsw_cmd_sw2hw_sdq(mlxsw_pci->core, mbox, q->num); in mlxsw_pci_sdq_init()
392 static int mlxsw_pci_rdq_init(struct mlxsw_pci *mlxsw_pci, char *mbox, in mlxsw_pci_rdq_init() argument
406 mlxsw_cmd_mbox_sw2hw_dq_cq_set(mbox, sdq_count + q->num); in mlxsw_pci_rdq_init()
407 mlxsw_cmd_mbox_sw2hw_dq_log2_dq_sz_set(mbox, 3); /* 8 pages */ in mlxsw_pci_rdq_init()
[all …]

12345678910>>...22