Searched +full:clk +full:- +full:pins (Results 1 – 25 of 716) sorted by relevance
12345678910>>...29
/Linux-v6.1/arch/arm64/boot/dts/freescale/ |
D | imx8mm-tqma8mqml-mba8mx.dts | 1 // SPDX-License-Identifier: (GPL-2.0-or-later OR MIT) 3 * Copyright 2020-2021 TQ-Systems GmbH 6 /dts-v1/; 8 #include "imx8mm-tqma8mqml.dtsi" 12 model = "TQ-Systems GmbH i.MX8MM TQMa8MxML on MBa8Mx"; 13 compatible = "tq,imx8mm-tqma8mqml-mba8mx", "tq,imx8mm-tqma8mqml", "fsl,imx8mm"; 24 reg_usdhc2_vmmc: regulator-vmmc { 25 compatible = "regulator-fixed"; 26 pinctrl-names = "default"; 27 pinctrl-0 = <&pinctrl_reg_usdhc2_vmmc>; [all …]
|
D | imx8mq-tqma8mq-mba8mx.dts | 1 // SPDX-License-Identifier: (GPL-2.0-or-later OR MIT) 3 * Copyright 2019-2021 TQ-Systems GmbH 6 /dts-v1/; 8 #include "imx8mq-tqma8mq.dtsi" 12 model = "TQ-Systems GmbH i.MX8MQ TQMa8MQ on MBa8Mx"; 13 compatible = "tq,imx8mq-tqma8mq-mba8mx", "tq,imx8mq-tqma8mq", "fsl,imx8mq"; 23 extcon_usbotg: extcon-usbotg0 { 24 compatible = "linux,extcon-usb-gpio"; 25 pinctrl-names = "default"; 26 pinctrl-0 = <&pinctrl_usbcon0>; [all …]
|
D | imx8mm-emcon.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0 or MIT) 7 /dts-v1/; 13 stdout-path = &uart1; 17 compatible = "gpio-leds"; 18 pinctrl-names = "default"; 19 pinctrl-0 = <&pinctrl_gpio_led>; 24 default-state = "on"; 25 linux,default-trigger = "heartbeat"; 31 default-state = "off"; 35 lvds_backlight: lvds-backlight { [all …]
|
D | imx8mn-tqma8mqnl-mba8mx.dts | 1 // SPDX-License-Identifier: (GPL-2.0-or-later OR MIT) 3 * Copyright 2020-2021 TQ-Systems GmbH 6 /dts-v1/; 8 #include "imx8mn-tqma8mqnl.dtsi" 12 model = "TQ-Systems GmbH i.MX8MN TQMa8MxNL on MBa8Mx"; 13 compatible = "tq,imx8mn-tqma8mqnl-mba8mx", "tq,imx8mn-tqma8mqnl", "fsl,imx8mn"; 24 reg_usdhc2_vmmc: regulator-vmmc { 25 compatible = "regulator-fixed"; 26 pinctrl-names = "default"; 27 pinctrl-0 = <&pinctrl_reg_usdhc2_vmmc>; [all …]
|
D | imx8mm-phyboard-polis-rdk.dts | 1 // SPDX-License-Identifier: GPL-2.0 7 /dts-v1/; 9 #include <dt-bindings/interrupt-controller/irq.h> 10 #include <dt-bindings/leds/common.h> 11 #include <dt-bindings/phy/phy-imx8-pcie.h> 12 #include "imx8mm-phycore-som.dtsi" 15 model = "PHYTEC phyBOARD-Polis-i.MX8MM RDK"; 16 compatible = "phytec,imx8mm-phyboard-polis-rdk", 17 "phytec,imx8mm-phycore-som", "fsl,imx8mm"; 20 stdout-path = &uart3; [all …]
|
D | imx8mq-evk.dts | 1 // SPDX-License-Identifier: (GPL-2.0 OR MIT) 4 * Copyright (C) 2017-2018 Pengutronix, Lucas Stach <kernel@pengutronix.de> 7 /dts-v1/; 13 compatible = "fsl,imx8mq-evk", "fsl,imx8mq"; 16 stdout-path = &uart1; 24 pcie0_refclk: pcie0-refclk { 25 compatible = "fixed-clock"; 26 #clock-cells = <0>; 27 clock-frequency = <100000000>; 30 reg_pcie1: regulator-pcie { [all …]
|
D | imx8mq-kontron-pitx-imx8m.dts | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 3 * Device Tree File for the Kontron pitx-imx8m board. 8 /dts-v1/; 11 #include <dt-bindings/net/ti-dp83867.h> 14 model = "Kontron pITX-imx8m"; 15 compatible = "kontron,pitx-imx8m", "fsl,imx8mq"; 31 stdout-path = "serial2:115200n8"; 34 pcie0_refclk: pcie0-clock { 35 compatible = "fixed-clock"; 36 #clock-cells = <0>; [all …]
|
D | imx8mm-beacon-baseboard.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0 OR MIT) 6 #include <dt-bindings/phy/phy-imx8-pcie.h> 10 compatible = "gpio-leds"; 15 default-state = "off"; 21 default-state = "off"; 27 default-state = "off"; 31 pinctrl-names = "default"; 32 pinctrl-0 = <&pinctrl_led3>; 35 linux,default-trigger = "heartbeat"; 39 pcie0_refclk: pcie0-refclk { [all …]
|
D | imx8mn-evk.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 6 #include <dt-bindings/usb/pd.h> 11 stdout-path = &uart2; 14 gpio-leds { 15 compatible = "gpio-leds"; 16 pinctrl-names = "default"; 17 pinctrl-0 = <&pinctrl_gpio_led>; 22 default-state = "on"; 31 reg_usdhc2_vmmc: regulator-usdhc2 { 32 compatible = "regulator-fixed"; [all …]
|
D | imx8mm-evk.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 6 /dts-v1/; 8 #include <dt-bindings/phy/phy-imx8-pcie.h> 9 #include <dt-bindings/usb/pd.h> 14 stdout-path = &uart2; 23 compatible = "gpio-leds"; 24 pinctrl-names = "default"; 25 pinctrl-0 = <&pinctrl_gpio_led>; 30 default-state = "on"; 34 pcie0_refclk: pcie0-refclk { [all …]
|
D | imx8mm-venice-gw72xx.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 6 #include <dt-bindings/gpio/gpio.h> 7 #include <dt-bindings/leds/common.h> 8 #include <dt-bindings/phy/phy-imx8-pcie.h> 17 led-controller { 18 compatible = "gpio-leds"; 19 pinctrl-names = "default"; 20 pinctrl-0 = <&pinctrl_gpio_leds>; 22 led-0 { 26 default-state = "on"; [all …]
|
D | imx8mm-venice-gw73xx.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 6 #include <dt-bindings/gpio/gpio.h> 7 #include <dt-bindings/leds/common.h> 8 #include <dt-bindings/phy/phy-imx8-pcie.h> 17 led-controller { 18 compatible = "gpio-leds"; 19 pinctrl-names = "default"; 20 pinctrl-0 = <&pinctrl_gpio_leds>; 22 led-0 { 26 default-state = "on"; [all …]
|
D | imx8mq-mnt-reform2.dts | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 4 * Copyright 2019-2021 MNT Research GmbH 8 /dts-v1/; 10 #include "imx8mq-nitrogen-som.dtsi" 14 compatible = "mntre,reform2", "boundary,imx8mq-nitrogen8m-som", "fsl,imx8mq"; 15 chassis-type = "laptop"; 18 compatible = "pwm-backlight"; 19 pinctrl-names = "default"; 20 pinctrl-0 = <&pinctrl_backlight>; 22 power-supply = <®_main_usb>; [all …]
|
D | imx8mm-data-modul-edm-sbc.dts | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 6 /dts-v1/; 8 #include <dt-bindings/net/qca-ar803x.h> 9 #include <dt-bindings/phy/phy-imx8-pcie.h> 14 compatible = "dmo,imx8mm-data-modul-edm-sbc", "fsl,imx8mm"; 22 stdout-path = &uart3; 32 compatible = "pwm-backlight"; 33 pinctrl-names = "default"; 34 pinctrl-0 = <&pinctrl_panel_backlight>; 35 brightness-levels = <0 1 10 20 30 40 50 60 70 75 80 90 100>; [all …]
|
D | imx8mm-venice-gw71xx.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 6 #include <dt-bindings/gpio/gpio.h> 7 #include <dt-bindings/leds/common.h> 8 #include <dt-bindings/phy/phy-imx8-pcie.h> 16 led-controller { 17 compatible = "gpio-leds"; 18 pinctrl-names = "default"; 19 pinctrl-0 = <&pinctrl_gpio_leds>; 21 led-0 { 25 default-state = "on"; [all …]
|
D | imx8mq-hummingboard-pulse.dts | 1 // SPDX-License-Identifier: (GPL-2.0 OR MIT) 3 * Copyright (C) 2018 Jon Nettleton <jon@solid-run.com> 6 /dts-v1/; 8 #include "dt-bindings/usb/pd.h" 9 #include "imx8mq-sr-som.dtsi" 13 compatible = "solidrun,hummingboard-pulse", "fsl,imx8mq"; 16 stdout-path = &uart1; 19 reg_usdhc2_vmmc: regulator-usdhc2-vmmc { 20 compatible = "regulator-fixed"; 21 pinctrl-names = "default"; [all …]
|
D | imx8mm-prt8mm.dts | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 7 /dts-v1/; 9 #include <dt-bindings/usb/pd.h> 17 stdout-path = &uart4; 26 compatible = "gpio-leds"; 27 pinctrl-names = "default"; 28 pinctrl-0 = <&pinctrl_gpio_leds>; 30 debug-led0 { 33 linux,default-trigger = "heartbeat"; 36 debug-led1 { [all …]
|
/Linux-v6.1/arch/arm/boot/dts/ |
D | nuvoton-common-npcm7xx.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 5 #include <dt-bindings/interrupt-controller/arm-gic.h> 6 #include <dt-bindings/clock/nuvoton,npcm7xx-clock.h> 7 #include <dt-bindings/reset/nuvoton,npcm7xx-reset.h> 10 #address-cells = <1>; 11 #size-cells = <1>; 12 interrupt-parent = <&gic>; 16 compatible = "fixed-clock"; 17 #clock-cells = <0>; 18 clock-frequency = <25000000>; [all …]
|
D | ste-dbx5x0-pinctrl.dtsi | 1 // SPDX-License-Identifier: GPL-2.0-or-later 6 #include "ste-nomadik-pinctrl.dtsi" 17 pins = "GPIO0_AJ5", "GPIO2_AH4"; /* CTS+RXD */ 21 pins = "GPIO1_AJ3", "GPIO3_AH3"; /* RTS+TXD */ 28 pins = "GPIO0_AJ5", "GPIO2_AH4"; /* CTS+RXD */ 32 pins = "GPIO1_AJ3"; /* RTS */ 36 pins = "GPIO3_AH3"; /* TXD */ 49 pins = "GPIO4_AH6"; /* RXD */ 53 pins = "GPIO5_AG6"; /* TXD */ 60 pins = "GPIO4_AH6"; /* RXD */ [all …]
|
D | exynos4412-pinctrl.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 3 * Samsung's Exynos4412 SoCs pin-mux and pin-config device tree source 8 * Samsung's Exynos4412 SoCs pin-mux and pin-config optiosn are listed as device 12 #include "exynos-pinctrl.h" 16 samsung,pins = #_pin; \ 17 samsung,pin-con-pdn = <EXYNOS_PIN_PDN_ ##_mode>; \ 18 samsung,pin-pud-pdn = <EXYNOS_PIN_PULL_ ##_pull>; \ 22 gpa0: gpa0-gpio-bank { 23 gpio-controller; 24 #gpio-cells = <2>; [all …]
|
D | s3c2416-pinctrl.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 8 #include "s3c2410-pinctrl.h" 15 gpa: gpa-gpio-bank { 16 gpio-controller; 17 #gpio-cells = <2>; 20 gpb: gpb-gpio-bank { 21 gpio-controller; 22 #gpio-cells = <2>; 25 gpc: gpc-gpio-bank { 26 gpio-controller; [all …]
|
/Linux-v6.1/arch/arm64/boot/dts/qcom/ |
D | msm8916-pins.dtsi | 1 // SPDX-License-Identifier: GPL-2.0-only 3 * Copyright (c) 2013-2015, The Linux Foundation. All rights reserved. 8 blsp1_uart1_default: blsp1-uart1-default { 10 pins = "gpio0", "gpio1", "gpio2", "gpio3"; 13 drive-strength = <16>; 14 bias-disable; 17 blsp1_uart1_sleep: blsp1-uart1-sleep { 18 pins = "gpio0", "gpio1", "gpio2", "gpio3"; 21 drive-strength = <2>; 22 bias-pull-down; [all …]
|
/Linux-v6.1/arch/arm64/boot/dts/exynos/ |
D | exynos7885-pinctrl.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 3 * Samsung Exynos7885 SoC pin-mux and pin-config device tree source 8 * Samsung's Exynos7885 SoC pin-mux and pin-config options are listed as 12 #include <dt-bindings/interrupt-controller/arm-gic.h> 13 #include "exynos-pinctrl.h" 16 etc0: etc0-gpio-bank { 17 gpio-controller; 18 #gpio-cells = <2>; 20 interrupt-controller; 21 #interrupt-cells = <2>; [all …]
|
/Linux-v6.1/arch/mips/boot/dts/img/ |
D | pistachio.dtsi | 1 // SPDX-License-Identifier: GPL-2.0-only 7 #include <dt-bindings/clock/pistachio-clk.h> 8 #include <dt-bindings/gpio/gpio.h> 9 #include <dt-bindings/interrupt-controller/irq.h> 10 #include <dt-bindings/interrupt-controller/mips-gic.h> 11 #include <dt-bindings/reset/pistachio-resets.h> 16 #address-cells = <1>; 17 #size-cells = <1>; 19 interrupt-parent = <&gic>; 22 #address-cells = <1>; [all …]
|
/Linux-v6.1/arch/arm64/boot/dts/mediatek/ |
D | mt7622-rfb1.dts | 6 * SPDX-License-Identifier: (GPL-2.0 OR MIT) 9 /dts-v1/; 10 #include <dt-bindings/input/input.h> 11 #include <dt-bindings/gpio/gpio.h> 18 compatible = "mediatek,mt7622-rfb1", "mediatek,mt7622"; 25 stdout-path = "serial0:115200n8"; 31 proc-supply = <&mt6380_vcpu_reg>; 32 sram-supply = <&mt6380_vm_reg>; 36 proc-supply = <&mt6380_vcpu_reg>; 37 sram-supply = <&mt6380_vm_reg>; [all …]
|
12345678910>>...29