Searched +full:agilex +full:- +full:clkmgr (Results 1 – 3 of 3) sorted by relevance
| /Linux-v5.10/Documentation/devicetree/bindings/clock/ |
| D | intel,agilex.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/clock/intel,agilex.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Intel SoCFPGA Agilex platform clock controller binding
10 - Dinh Nguyen <dinguyen@kernel.org>
13 The Intel Agilex Clock controller is an integrated clock controller, which
18 const: intel,agilex-clkmgr
20 '#clock-cells':
30 - compatible
[all …]
|
| /Linux-v5.10/arch/arm64/boot/dts/intel/ |
| D | socfpga_agilex.dtsi | 1 // SPDX-License-Identifier: GPL-2.0
6 /dts-v1/;
7 #include <dt-bindings/reset/altr,rst-mgr-s10.h>
8 #include <dt-bindings/gpio/gpio.h>
9 #include <dt-bindings/clock/agilex-clock.h>
12 compatible = "intel,socfpga-agilex";
13 #address-cells = <2>;
14 #size-cells = <2>;
16 reserved-memory {
17 #address-cells = <2>;
[all …]
|
| /Linux-v5.10/drivers/clk/socfpga/ |
| D | clk-agilex.c | 1 // SPDX-License-Identifier: GPL-2.0
6 #include <linux/clk-provider.h>
11 #include <dt-bindings/clock/agilex-clock.h>
13 #include "stratix10-clk.h"
18 { .fw_name = "cb-intosc-hs-div2-clk",
19 .name = "cb-intosc-hs-div2-clk", },
20 { .fw_name = "f2s-free-clk",
21 .name = "f2s-free-clk", },
27 { .fw_name = "cb-intosc-hs-div2-clk",
28 .name = "cb-intosc-hs-div2-clk", },
[all …]
|
